

# PIC18C658/858

# PIC18C658/858 Rev. B1 Silicon/Data Sheet Errata

The PIC18C658/858 parts you have received conform functionally to the Device Data Sheet (DS30475**A**), except for the anomalies described below.

All the problems listed here will be addressed in future revisions of the PIC18C658/858 silicon.

# 1. Module: CAN

The CAN module may send a passive error flag earlier than expected. This will occur at the transition point of error active to error passive, TEC (Transmit Error Count), or REC (Receive Error Count)  $\geq$  128.

# Work around

None for current silicon revision. Use the latest silicon revision when it becomes available.

# 2. Module: CAN

The CAN module may not synchronize correctly if there is a phase error between nodes that is equal to the Synchronization Jump Width (SJW). As a result, the module may request retransmission of messages from the transmitting node.

# Work around

- 1. Use the longest SJW possible that will work with the application.
- 2. Use the latest silicon revision when it becomes available.

#### Param No. Symbol Characteristic Min. Units Max. Vlvd V D420 LVD Voltage LVDL<3:0> = 0100 2.35 2.80 LVDL<3:0> = 0101 2.55 3.02 V V LVDL<3:0> = 0110 2.64 3.14 V LVDL<3:0> = 0111 3.37 2.83 LVDL<3:0> = 1000 3.71 V 3.11 LVDL<3:0> = 1001 3.29 3.93 V LVDL<3:0> = 1010 3.39 4.04 V V LVDL<3:0> = 1011 3.58 4.26 LVDL < 3:0 > = 11004.49 V 3.77 LVDL<3:0> = 1101 4.71 3.95 V

4.23

LVDL<3:0> = 1110

# TABLE 1: LVD MINIMUM VOLTAGES

Date Codes that pertain to this issue:

# ALL

Note: When the manufacture date of a newer version of silicon is in production, the last date where this issue may occur will be specified.

# 3. Module: LVD

The minimum and maximum LVD voltage levels (parameter D420) have changed. The new values are shown in Table 1.

# Work around

None

Date Codes that pertain to this issue:

5.05

ALL

Note: When the manufacture date of a newer version of silicon is in production, the last date where this issue may occur will be specified.

V

# 4. Module: BOR

The minimum and maximum BOR Voltage levels (parameter D005) have changed. The new values are shown in Table 2 (below).

# Work around

None.

Date Codes that pertain to this issue:

ALL

Note: When the manufacture date of a newer version of silicon is in production, the last date where this issue may occur will be specified.

# 5. Module: Interrupts

The devices may exhibit erratic execution if configured with one or more external interrupts enabled. This may occur, regardless of the number of interrupts enabled, in any of the combinations of configurations (i.e., Rising or Falling Edge mode), or priorities.

# Work around

- 1. Do not enable external interrupts.
- 2. Use the latest silicon revision when it becomes available.

# 6. Module: Watchdog Timer

After the WDT is allowed to time-out, all subsequent WDT periods following the very first, may double in duration. This can occur if the CLRWDT instruction is not executed prior to the timer timing out.

# Work around

Always execute the CLRWDT instruction prior to entering a potential WDT time-out condition.

# 7. Module: CAN

Two of the Receive Buffer modes defined by bits RXM1 and RXM0 of the RXB0CON register (RXB0CON<6:5>), are currently reversed from their description in the original Device Data Sheet (DS30475**A**). The actual values for these bits are shown in the excerpt from Register 17-12 (below) (changes from the original data sheet in **bold**).

This anomaly is particular to this silicon revision. Future revisions will restore the operation of these bits to their original description in the Device Data Sheet (DS30475**A**).

# Work around

- Always configure the mode for Receive Buffer 0 as 'Receive All Valid Messages' (bits RXM1:RXM0 = 00). In addition, use the EXIDEN bit of the RXF0SIDL register (RXF0SIDL<3>) to set the filter for standard or extended ID messages. Set EXIDEN (= 1) for extended ID messages, and clear EXIDEN for standard ID messages.
- 2. Use the latest silicon revision when it becomes available.

# TABLE 2:BOR MAXIMUM VOLTAGES

Param No.	Symbol	Characteristic		Min.	Max.	Units
D005	VBOR	BOR Voltage	BORV<1:0> = 11	2.35	2.80	V
			BORV<1:0> = 10	2.55	3.02	V
			BORV<1:0> = 01	3.95	4.71	V
			BORV<1:0> = 00	4.23	5.05	V

# REGISTER 17-12: RXB0CON - RECEIVE BUFFER 0 CONTROL REGISTER

bit 6-5	RXM1:RXM0: Receive Buffer Mode bits
-	11 = Receive all messages (including those with errors)
:	10 = Receive only valid messages with standard identifier
	01 = Receive only valid messages with extended identifier
1	00 = Receive all valid messages

# 8. Module: WDT

When the device is configured for either EC or RC oscillator modes, with the Power-up Timer enabled, bit TO of the RCON register (RCON<3>) may default to '0', even though no WDT time-out has occurred.

The  $\overline{\text{TO}}$  bit functions normally in all other configurations.

# Work around

- Use bit TO in conjunction with bit POR (RCON<1>), to determine if a RESET condition has occurred.
- 2. Use the latest silicon revision when it becomes available.

# 9. Module: MSSP (I<sup>2</sup>C<sup>™</sup> Master Mode)

The BF Status bit (SSPSTAT<0>) may be reset by certain literal operations, even if the buffer has not been read. This will occur when both of the following conditions are met:

- The literal contents of the Bank Select Register (BSR) are 0Fh, and
- A literal operation with an argument of 0C9h is performed.

# Work around

- 1. Before performing any literal operation with an argument of 0C9h, verify that the contents of the BSR are not 0Fh.
- 2. Use the latest silicon revision when it becomes available.

# 10. Module: I/O (Parallel Slave Port)

The Input Buffer Status bit of the PSPCON register (PSPCON<7>) may be inadvertently cleared, even when the PORTD input buffer has not been read. This will occur only when the following two conditions occur simultaneously:

- The four Least Significant bits of the BSR register are equal to 0Fh (BSR<3:0> = 1111), and
- Any instruction that contains 83h in its 8 Least Significant bits (i.e., register file addresses, literal data, address offsets, etc.) is executed.

# Work around

All work arounds will involve setting the contents of BSR<3:0> to some value other than 0Fh. In addition to those proposed below, other solutions may exist.

- 1. When developing or modifying code, keep these guidelines in mind:
  - Assign 12-bit addresses to all variables. This allows the assembler to know when Access Banking can be used.
  - Do not set the BSR to point to Bank 15 (BSR = 0Fh).
  - Allow the assembler to manipulate the Access bit present in most instructions. Accessing the SFRs in Bank 15 will be done through the Access Bank. Continue to use the BSR to select Banks 1 through 5 and the upper half of Bank 0.
- 2. If accessing a part of Bank 15 is required and the use of Access Banking is not possible, consider using indirect addressing.
- If pointing the BSR to Bank 15 is unavoidable, review the absolute file listing. Verify that no instructions contains 83h in the 8 Least Significant bits while the BSR points to Bank 15 (BSR = 0Fh).

# 11. Module: Interrupts

High-priority interrupts may become improperly enabled, while low priority interrupts become improperly disabled at the same time. This may occur when low priority interrupts are in an enabled state and the following conditions occur simultaneously:

- High priority interrupts are being changed from an enabled to a disabled state; and
- One or more low priority interrupts occur.

# Work around

- 1. Always disable low priority interrupts before disabling high priority interrupts. Re-enable the low priority interrupts afterwards, if necessary.
- 2. Use the latest silicon revision when it becomes available.

# 12. Module: Core (Voltage vs. Frequency)

The device may not operate properly at frequencies exceeding 25 MHz. The graphs in Figures 1 and 2 show the expected voltage vs. frequency operating range for standard voltage range and extended voltage range devices, respectively.

# Work around

None. This issue is expected to be resolved in a future silicon revision. Please contact a Microchip sales office for additional information on availability.









# 13. Module: I/O (PORTB Interrupt-on-Change)

The RB Port Change Flag bit of the INTCON register (RBIF, INTCON<0>) may be inadvertently cleared, even when the PORTB<7:4> pins have not been read. This will occur only when the following two conditions occur simultaneously:

- The four Least Significant bits of the BSR register are equal to 0Fh (BSR<3:0> = 1111), and
- Any instruction that contains 81h in its 8 Least Significant bits (i.e., register file addresses, literal data, address offsets, etc.) is executed.

# Work around

All work arounds will involve setting the contents of BSR<3:0> to some value other than 0Fh. In addition to those proposed below, other solutions may exist.

- 1. When developing or modifying code, keep these guidelines in mind:
  - Assign 12-bit addresses to all variables. This allows the assembler to know when Access Banking can be used.
  - Do not set the BSR to point to Bank 15 (BSR = 0Fh).
  - Allow the assembler to manipulate the Access bit present in most instructions. Accessing the SFRs in Bank 15 will be done through the Access Bank. Continue to use the BSR to select Banks 1 through 5, and the upper half of Bank 0.
- 2. If accessing a part of Bank 15 is required and the use of Access Banking is not possible, consider using indirect addressing.
- If pointing the BSR to Bank 15 is unavoidable, review the absolute file listing. Verify that no instructions contain 81h in the 8 Least Significant bits, while the BSR points to Bank 15 (BSR = 0Fh).

# 14. Module: Interrupts

When an interrupt occurs simultaneously with the clearing of one or more interrupt enable flags in the INTCON, PIE1 or PIE2 registers, the instruction immediately following the interrupted instruction may be executed before vectoring to the Interrupt Service Routine (ISR). If that instruction is a control operation, the ISR may not execute as intended.

In the case of conditional branch instructions, the first instruction of the ISR may be skipped if the tested condition would have resulted in a branch.

In the case of GOTO, CALL, or BRA instructions, program execution may vector to the address encoded in the instruction; the ISR will not be executed at all. The GIE bit will still be cleared, disabling all interrupts.

Additionally, on return from the interrupt (by executing RETFIE), the instruction following the interrupted instruction may be executed again.

There may be other interrupt related symptoms.

# Work around

Three possible solutions are presented here. Other solutions may exist. None of these require special attention when setting interrupt enable bits.

- 1. All instructions that clear interrupt enable bits should be followed by a NOP instruction.
- 2. Prior to disabling any interrupt source, disable all interrupts by clearing the GIE bit (INTCON<7>). After disabling the desired interrupts, re-enable all interrupts by setting GIE.
- 3. If interrupt priority is being used:
  - a) clear both GIEL and GIEH (in order) bits (INTCON<7:6>) to disable all peripheral interrupts
  - b) clear the desired interrupt enable bits
  - c) set both GIEH and GIEL, in order to re-enable peripheral interrupts

# 15. Module: CAN Module

Under certain circumstances, the module may transmit unexpected messages. This will only happen when all of the following conditions occur simultaneously:

- 1. The identifier registers for Transmit buffer TXB0 are never used or written to;
- 2. Either of the transmit buffers, TXB1 or TXB2, are in use; and
- 3. The CAN module attempts to retransmit a message that has lost one or more previous arbitrations.

# Work around

Clear the TXB0SIDL and TXB0SIDH registers as part of the CAN initialization routine.

# 16. Module: A/D (External Voltage Reference) and Comparator Voltage Reference

When the external voltage reference, VREF-, is selected for use with either the A/D or comparator voltage reference, AVss is connected to VREF- in the comparator module. If VREF- is a voltage other than AVss (which must be tied externally to Vss), excessive current will flow into the VREF- pin.

# Work around

If external VREF- is used with a voltage other than 0V, enable the comparator voltage reference by setting the CVREN bit in the CVRCON register. This disconnects VREF- and AVss within the comparator module.

# **Clarifications/Corrections to the Data Sheet:**

In the Device Data Sheet (DS30475**A**), the following clarifications and corrections should be noted.

# 1. Module: Timer1

Section 11.1 (Timer1 Operation) is amended with the following clarification:

When Timer1 is configured to operate as an asynchronous counter, care must be taken that there is no incoming pulse while the module is being turned off. If an incoming pulse arrives while Timer1 is being turned off, the value of register TMR1 may become unpredictable.

If an application requires that Timer1 be turned off and if it is possible that Timer1 may receive an incoming pulse while being turned off, synchronize the external clock first, by clearing the T1SYNC bit of register T1CON. Please note that this may cause Timer1 to miss up to one count.

# 2. Module: LVD

Table 25-1 of the Device Data Sheet is amended to include parameters D421, D422, D423 and D425, related to the performance of the Low Voltage Detect module.

In addition, the minimum and maximum LVD voltage levels (specification D420) are also amended (see Issue 3 of this Errata), and typical voltage levels are provided.

Table 25-1 should read as follows (changes and additions in **bold**):

					-	ature -40	$^{\circ}C \leq TA \leq$	≤ <b>+8</b> 5°(	o <b>therwise stated)</b> C for industrial °C for extended
Param No.	Symbol	Cha	aracteristic	Min.	Тур	Max. <	Units		Conditions
D420	Vlvd	LVD Voltage	LVDL<3:0> = 0100	2.35	2.58	2,80	\y V		
			LVDL<3:0> = 0101	2.55	2.78	3.02	> 'v		
			LVDL<3:0> = 0110	- \	2.89	3174	V		
			LVDL<3:0> = 0111		3.1	~3.37	V		
			LVDL<3:0> = 1000		<u>\</u> 3.41	3.71	V		
			LVDL<3:0> = 1 0 0 1	3.29	3.61	3.93	V		
			LVDL < 3:0 > = 1010	3.39	3.72	4.04	V		
			LVDL=3:0>=1011	3.58	3.92	4.26	V		
			LVDL<3.0> = 1100	3.77	4.13	4.49	V		
			LVDL<3:0> = 1101	3.95	4.33	4.71	V		
			LVDL < 3:0 > = 1110	4.23	4.64	5.05	V		
D421	ALVD	Supply Curre		—	35	50	μΑ		
D425	Vbg	Internally Generated Reference Voltage		TBD	1.22	TBD	v		

# TABLE 25-1: LOW VOLTAGE DETECT CHARACTERISTICS

# 3. Module: BOR

The minimum and maximum specified values for parameter D005, as listed in Section 25.1 of the Device Data Sheet, are amended as noted (see also Issue 4 of this Errata).

Also, the typical and maximum values for parameter D022A are amended, as noted (see Issue 4 of this Errata).

Section 25.1 in part should read as follows (changes and additions in **bold**):

# **25.1 DC Characteristics**

PIC18L0 (Indus						-	-	ditions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial
PIC18C	<b>XX8</b> trial, Exte	nded)			lard O ating te			Holitions (unless otherwise stated) -40°C ≲TA ≤ +85°C for industrial -40°C ≤ TA ≤ +125°C for extended
Param No.	Symbol		racteristic/ Device	Min	Тур	Max	Units	Conditions
D005	VBOR	Brown-out R	eset Voltage		/	$\sim$ /		
		PIC18LCXX8	BORV1:BORV0 = 11	2.35	$\sqrt{-}$	2,80	ŊΫ	
			BORV1:BORV0 = 10	2.55	$/ \neq$	3.02	V)	
			BORV1:BORV0 = Q1	\$.₽5∖	$\left  \right. \right. \left. \right. \right. \left. \right. \left. \right. \left. \right. \left. \right. \right. \left. \right. \left$	4.71	V	
			BORV1:BORV0 = 90	4,23	$\backslash - \backslash$	5.05	V	
D005		PIC18CXX8	BORV1:BORV0 = 1x	, A.M	N.A.	N.A.	V	Not in operating voltage range of
				$\setminus \lor$				device
			BQRV1:BORVQ=φ1	3.95	—	4.71	V	
			BORV 1 BORVO = 00	4.23		5.05	V	
D022A	$\Delta$ Ibor	PIC18LCXX8	$\langle \rangle \rangle$	—	10	TBD	μΑ	VDD = 5.5V
		Brown-out Re	set	—	10	TBD	μA	VDD = 2.5V, 25°C
D022A	$\langle \langle \rangle$	PIC1&CXX8		—	10	TBD	μΑ	VDD = 5.5V, -40°C to +85°C
		Brown-dut Re	set	—	10	TBD	μΑ	$VDD = 5.5V, -40^{\circ}C \text{ to } +125^{\circ}$
$\int \zeta$	h			—	10	TBD	μA	VDD = 4.2V, 25°C

Legend: Shading added to differentiate characteristics for "LC" devices. Characteristics are assumed to be common for "C" and "LC" devices unless otherwise noted.

\* These parameters are characterized but not tested.

# 4. Module: Comparator

Section 25.1 of the Device Data Sheet is amended to add parameter D023 related to the Analog Comparator module.

In addition, a new table is added to describe the Analog Comparator specifications.

Section 25.1 in part should read as follows (changes and additions in **bold**):

# 25.1 DC Characteristics (cont'd)

PIC18LCXX8 (Industrial)				dard C ating te			nditions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial
PIC18C	<b>XX8</b> trial, Exter	nded)	Stand Opera	dard O ating te	<b>perati</b> empera	<b>ng Cor</b> ature	hditions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial -40°C $\leq$ TA $\leq$ +125°C for extended
Param No.	Symbol	Characteristic/ Device	Min	Тур	Max	Units	Conditions
D020	IPD	Power-down Current <sup>(3)</sup>					
		PIC18LCXX8		<2.5 — —	5 36 TBD	μΑ μΑ μΑ	VDD = 2.5V, 40°C to +85°C VDD = 5.5V, 40°C to +85°C VDD = 2.5V, 25°C
D020		PIC18CXX8	_	<1 —	TBD		VDB = 4,2V, -40°C to +85°C VDD = 5.5V, -40°C to +85°C
D020A			—	- (	ŢBD	· · · ·	VDp = 4.2V, 25°C
D021B			- <	TBD	ТВD 42	ÀA	VDD = 4.2V, -40°C to +125°C VDD = 5.5V, -40°C to +125°C
D022	$\Delta$ IWDT	Module Differential Curre	ent \	//	1/		
		PIC18LCXX8 Watchdog Timer	+ + +		12 25 TBD		VDD = 2.5V VDD = 5.5V VDD = 2.5V, 25°C
D022		PfC18CXX8 Watchdog Timer			25 TBD TBD	μΑ	VDD = 5.5V, -40°C to +85°C VDD = 5.5V, -40°C to +125°C VDD = 4.2V, 25°C
D022A		PIC18LCXX8 Brown-out Reset			50 TBD	μΑ μΑ	VDD = 5.5V VDD = 2.5V, 25°C
D022A		PIC18CXX8 Brown-out Reset			50 TBD TBD	μΑ	VDD = 5.5V, -40°C to +85°C VDD = 5.5V, -40°C to +125° VDD = 4.2V, 25°C
D022B	AILYD	PIC18LCXX8 Low Voltage Detect			50 TBD	μΑ μΑ	VDD = 2.5V VDD = 2.5V, 25°C
D022B		PIC18CXX8 Low Voltage Detect			TBD TBD TBD	μΑ	VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C VDD = 4.2V, 25°C

Legend: Rows are shaded for improved readability.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an impact on the current consumption.

The test conditions for all IDD measurements in active operation mode are:

- OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD  $\overline{MCLR}$  = VDD; WDT enabled/disabled as specified.
- **3:** The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, ...).
- 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.

**Note 1:** This is the limit to which VDD can be lowered in SLEEP mode, or during a device RESET, without losing RAM data.

# 25.1 DC Characteristics (cont'd)

PIC18LCXX8 (Industrial)					•	•	nditions (unless otherwise stated) -40°C $\leq$ TA $\leq$ +85°C for industrial		
PIC18CXX8 (Industrial, Extended)				Standard Operating Conditions (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for industrial $-40^{\circ}C \le TA \le +125^{\circ}C$ for extended					
Param No.	Symbol	Characteristic/ Device	Min	Тур	Max	Units	Conditions		
D023		PIC18LCXX8 Comparator			100	μΑ	VDD = 2.5V		
D023		PIC18CXX8 Comparator			100	μA	VDD = 412V		
D023A	$\Delta$ IVREF	PIC18LCXX8 Voltage Reference			300	A A	VDD = 2.5V		
D023A		PIC18CXX8 Voltage Reference	<		300	μA	VDD= 4.2V		
D025	ΔIOSCB	PIC18LCXX8 Timer1 Oscillator	Ţ	++	, ∕BD	μΑ	VDD = 2.5V VDD = 2.5V, 25°C		
D025		PIC18CXX8 Timer1 Oscillator			TBD TBD TBD	μΑ	VDD = 4.2V, -40°C to +85°C VDD = 4.2V, -40°C to +125°C VDD = 4.2V, 25°C		

Legend: Rows are shaded for improved readability.

- Note 1: This is the limit to which VDb can be lowered in SLEEP mode, or during a device RESET, without losing RAM data.
  - 2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern, and temperature also have an
  - impact on the current consumption.
  - The test conditions for all IDD measurements in active operation mode are:
  - OSC1 = external square wave, from rail-to-rail; all I/O pins tri-stated, pulled to VDD
  - $\overline{MCLR}$  = VDD; WDT enabled/disabled as specified.
  - 3: The power-down current in SLEEP mode does not depend on the oscillator type. Power-down current is measured with the part in SLEEP mode, with all I/O pins in hi-impedance state and tied to VDD and Vss, and all features that add delta current disabled (such as WDT, Timer1 Oscillator, BOR, ...).
  - 4: For RC osc configuration, current through REXT is not included. The current through the resistor can be estimated by the formula Ir = VDD/2REXT (mA) with REXT in kOhm.

TABLE 1:	COMPARATOR S	PEC	IFICA	TIONS	
		-			

	Operating te	Operating conditions:VDD range as described in Table 1Operating temperature $-40^{\circ}C < TA < +125^{\circ}C$ Current consumption is specified in Table 1						
Characteristics	Min.	Тур	Max	Units	Comments			
Input Offset Voltage		±5.0	±10	mV				
Input Common Mode Voltage	0		Vdd - 1.5	V				
CMRR	+55			db				
Response Time <sup>(1)</sup>		150	400 600	ns ns	PIC18CXX8 PIC18LCXX8			
Comparator Mode Change to Output Valid			10	μs				

**Note 1:** Response time measured with one comparator at (VDD - 1.5)/2, while the other input transitions from Vss to VDD.

# 5. Module: Electrical Specifications

The operating frequency range for extended temperature devices has been changed.

The maximum external clock frequency (EC and ECIO modes) and oscillator frequency (HS mode) for extended temperature devices has been changed to 25 MHz. When the PLL is used (HS+PLL mode), the maximum clock and oscillator frequency has been changed to 6.25 MHz. Other values of related parameters have changed accordingly.

The title of Figure 25-1 is amended to read:

# "PIC18CXX8 Voltage-Frequency Graph (Industrial, Extended)"

Table 25-4, Parameters 1 and 1A of the Device Data Sheet are amended in part, as follows (changes and additions in **bold**):

Param. No.	Symbol	Characteristic	Min	Max	Units	Conditions
1A	Fosc	External CLKIN	DC	25	MHz	XT osc (Industrial, Extended)
		Frequency	DC	25	MHz	HS osc (Industrial, Extended)
			4	6.25	MHz	HS + PLL osc (Industrial, Extended)
			DC	4	MHz	LP osc (Industrial, Extended)
			DC	25	MHz	EC, ECIO (Industrial, Extended)
		Oscillator Frequency	DC	4	MHz	RC osc (Industrial, Extended)
			0.1	4	MHz	XT osc (Industrial, Extended)
			4	25	MHz	HS osc (Industrial, Extended)
			4	6.25	MHz	HS + PLL osc (Industrial,
						Extended)
			5	200	kHz	LP osc mode (Industrial,
						Extended)
1	Tosc	External CLKIN Period	40	—	ns	XT osc (Industrial, Extended)
			40	—	ns	HS osc (Industrial, Extended)
			160	250	ns	HS + PLL osc (Industrial, Extended)
			250	—	ns	LP osc (Industrial)
			40	—	ns	EC, ECIO (Industrial,
						Extended)
		Oscillator Period	250	—	ns	RC osc (Industrial, Extended)
			250	—	ns	XT osc (Industrial, Extended)
			40	—	ns	HS osc (Industrial, Extended)
			160	250	ns	HS + PLL osc (Industrial,
			_			Extended)
			5	—	μs	LP osc (Industrial)

#### **TABLE 1-1: EXTERNAL CLOCK TIMING REQUIREMENTS**

Note: Footnotes in original table omitted for the sake of brevity.

# 6. Module: Interrupts

The operation of the GIE/GIEH bit (INTCON<7>) is clarified as follows: when the bit is cleared, all interrupts are disabled. This is regardless of the state of the IPEN bit (RCON<7>), the priority of the interrupt, or whether or not the interrupt is unmasked. This varies from the original description, in which clearing the bit when IPEN = 1 would only disable high priority interrupts.

The seventh paragraph in Section 7.0 of the Device Data Sheet (beginning "When an interrupt is responded to....") is amended by adding the following sentence to the end:

# REGISTER 7-1: INTCON REGISTER (EXCERPT)

bit 7	GIE/GIEH: Global Interrupt Enable bit
	<u>When IPEN (RCON&lt;7&gt;) = 0:</u>
	1 = Enables all unmasked interrupts
	0 = Disables all interrupts
	<u>When IPEN (RCON&lt;7&gt;) = 1:</u>
	1 = Enables all high priority interrupts
	0 = Disables all interrupts

FIGURE 1: INTERRUPT LOGIC (EXCERPT)



"It is important to note, however, that clearing the GIE/GIEH bit, regardless of the state of the IPEN bit, will disable **all** interrupts."

The changes to the bit descriptions in Register 7-1 in the Device Data Sheet are shown in the excerpt below (changes in **bold**).

Also, the interrupt logic funnel shown in Figure 7-1 of the Device Data Sheet is amended with the addition of a GIE/GIEH control line, as shown in Figure 1 (new material in **bold line**).

# 7. Module: USART

The operation of the USART Transmit Interrupt flag bit TXIF (PIR1<4>) is clarified as follows:

TXIF is not cleared immediately upon loading data into the transmit buffer TXREG. The flag bit becomes valid in the second instruction cycle following the load instruction (see Example 1). Polling TXIF immediately following a load of TXREG will give invalid results (Example 2).

This clarification applies to **all** USART transmission modes (master or slave, synchronous or asynchronous, 8-bit or 9-bit).

# EXAMPLE 1: CORRECTLY POLLING THE TXIF BIT

movwf	TXREG	;load the register
nop		:first instruction
		;just a placeholder, it
		;could be any instruction
btfss	PIR1,TXIF	;second instruction
		;now TXIF is valid
btfss	PIR1,TXIF	;could be any instruction ;second instruction

# EXAMPLE 2: POLLING THE TXIF BIT IMMEDIATELY AFTER LOADING THE TRANSMIT BUFFER

movwf	TXREG	;load the register
btfss	PIR1,TXIF	;first instruction
		;reading TXIF now will ;give invalid results

# 8. Module: A/D (VREF+ and VREF-References)

The operation of the module is clarified by the addition of the following note to the end of Section 18.1 ("A/D Acquisition Requirements"):

Note:	When using external voltage references with the A/D converter, the source impedance of the external voltage references must be less than $20\Omega$ to obtain the specified A/D resolution. Higher reference source impedances will increase both offset and gain errors. Resistive voltage dividers will not provide a sufficiently low source impedance.
	To maintain the best possible performance in A/D conversions, external VREF inputs should be buffered with an operational

in A/D conversions, external VREF inputs should be buffered with an operational amplifier or other low output impedance circuit.

# APPENDIX A: REVISION HISTORY

<u>Rev A Document (1/2001)</u> First revision of this document.

# Rev B Document (2/2001)

Added issues 3 and 4 (LVD and BOR modules).

Added sections 2 (LVD), 3 (BOR) and 4 (Comparator) under "Clarifications/Corrections to the Data Sheet".

<u>Rev C Document (3/2001)</u> Added issues 5 and 6 (Interrupt and WDT modules).

# Rev D Document (5/2001)

Added issues 7 through 10 (CAN, WDT, MSSP and I/O modules).

# Rev E Document (6/2001)

Added issue 11 (Interrupts). Updated issue 10 (I/O Module — Parallel Slave Port) with the latest information.

# Rev F Document (8/2001)

Added issue 12 (Core).

# Rev G Document (10/2001)

Added issue 13 (I/O Module - PORTB Interrupt-on-Change).

# Rev H Document (11/2001)

Added silicon issue 14 (Interrupts) and Data Sheet Clarification 5 (Electrical Characteristics).

# Rev J Document (2/2002)

Added Data Sheet Clarification, issue 6 (Interrupts) and issue 7 (USART).

# Rev K Document (3/2002)

Updated issue 12 (Core).

# Rev L Document (4/2002)

Added silicon issue 15 (CAN module).

# Rev M Document (3/2003)

Added silicon issue 16 (A/D (External Voltage Reference) and Comparator Voltage Reference), and data sheet clarification issue 8 (A/D - VREF+ and VREF-References).

## Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is intended through suggestion only and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. No representation or warranty is given and no liability is assumed by Microchip Technology Incorporated with respect to the accuracy or use of such information, or infringement of patents or other intellectual property rights arising from such use or otherwise. Use of Microchip's products as critical components in life support systems is not authorized except with express written approval by Microchip. No licenses are conveyed, implicitly or otherwise, under any intellectual property rights.

# Trademarks

The Microchip name and logo, the Microchip logo, KEELOQ, MPLAB, PIC, PICmicro, PICSTART, PRO MATE and PowerSmart are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, microID, MXDEV, MXLAB, PICMASTER, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Accuron, Application Maestro, dsPIC, dsPICDEM, dsPICDEM.net, ECONOMONITOR, FanSense, FlexROM, fuzzyLAB, In-Circuit Serial Programming, ICSP, ICEPIC, microPort, Migratable Memory, MPASM, MPLIB, MPLINK, MPSIM, PICC, PICkit, PICDEM, PICDEM.net, PowerCal, PowerInfo, PowerMate, PowerTool, rfLAB, rfPIC, Select Mode, SmartSensor, SmartShunt, SmartTel and Total Endurance are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

Serialized Quick Turn Programming (SQTP) is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2003, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.





Microchip received QS-9000 quality system certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona in July 1999 and Mountain View, California in March 2002. The Company's quality system processes and procedures are QS-9000 compliant for its PICmicro® 8-bit MCUs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, non-volatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001 certified.



# WORLDWIDE SALES AND SERVICE

# AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: 480-792-7627 Web Address: http://www.microchip.com

## Rocky Mountain

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7966 Fax: 480-792-4338

## Atlanta

3780 Mansell Road, Suite 130 Alpharetta, GA 30022 Tel: 770-640-0034 Fax: 770-640-0307

## Boston

2 Lan Drive, Suite 120 Westford, MA 01886 Tel: 978-692-3848 Fax: 978-692-3821

## Chicago

333 Pierce Road, Suite 180 Itasca, IL 60143 Tel: 630-285-0071 Fax: 630-285-0075

## Dallas

4570 Westgrove Drive, Suite 160 Addison, TX 75001 Tel: 972-818-7423 Fax: 972-818-2924

### Detroit

Tri-Atria Office Building 32255 Northwestern Highway, Suite 190 Farmington Hills, MI 48334 Tel: 248-538-2250 Fax: 248-538-2260

## Kokomo

2767 S. Albright Road Kokomo, Indiana 46902 Tel: 765-864-8360 Fax: 765-864-8387

## Los Angeles

18201 Von Karman, Suite 1090 Irvine, CA 92612 Tel: 949-263-1888 Fax: 949-263-1338

## San Jose

Microchip Technology Inc. 2107 North First Street, Suite 590 San Jose, CA 95131 Tel: 408-436-7950 Fax: 408-436-7955

### Toronto

6285 Northam Drive, Suite 108 Mississauga, Ontario L4V 1X5, Canada Tel: 905-673-0699 Fax: 905-673-6509

# ASIA/PACIFIC

Australia Microchip Technology Australia Pty Ltd

Marketing Support Division Suite 22, 41 Rawson Street Epping 2121, NSW Australia Tel: 61-2-9868-6733 Fax: 61-2-9868-6755 China - Beijing Microchip Technology Consulting (Shanghai) Co., Ltd., Beijing Liaison Office Unit 915 Bei Hai Wan Tai Bldg. No. 6 Chaoyangmen Beidajie Beijing, 100027, No. China Tel: 86-10-85282100 Fax: 86-10-85282104 China - Chengdu Microchip Technology Consulting (Shanghai) Co., Ltd., Chengdu Liaison Office Rm. 2401-2402, 24th Floor, Ming Xing Financial Tower No. 88 TIDU Street Chengdu 610016, China Tel: 86-28-86766200 Fax: 86-28-86766599 China - Fuzhou Microchip Technology Consulting (Shanghai) Co., Ltd., Fuzhou Liaison Office Unit 28F, World Trade Plaza No. 71 Wusi Road Fuzhou 350001, China Tel: 86-591-7503506 Fax: 86-591-7503521 China - Hong Kong SAR Microchip Technology Hongkong Ltd. Unit 901-6, Tower 2, Metroplaza 223 Hing Fong Road Kwai Fong, N.T., Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 China - Shanghai Microchip Technology Consulting (Shanghai) Co., Ltd. Room 701, Bldg. B Far East International Plaza No. 317 Xian Xia Road Shanghai, 200051 Tel: 86-21-6275-5700 Fax: 86-21-6275-5060 China - Shenzhen Microchip Technology Consulting (Shanghai) Co., Ltd., Shenzhen Liaison Office Rm. 1812, 18/F, Building A, United Plaza No. 5022 Binhe Road, Futian District Shenzhen 518033, China Tel: 86-755-82901380 Fax: 86-755-82966626 China - Qingdao Rm. B505A, Fullhope Plaza No. 12 Hong Kong Central Rd. Qingdao 266071, China Tel: 86-532-5027355 Fax: 86-532-5027205 India

#### nala Aiorophin -

Microchip Technology Inc. India Liaison Office Marketing Support Division Divyasree Chambers 1 Floor, Wing A (A3/A4) No. 11, O'Shaugnessey Road Bangalore, 560 025, India Tel: 91-80-2290061 Fax: 91-80-2290062

# Japan

Microchip Technology Japan K.K. Benex S-1 6F 3-18-20, Shinyokohama Kohoku-Ku, Yokohama-shi Kanagawa, 222-0033, Japan Tel: 81-45-471- 6166 Fax: 81-45-471-6122 Korea Microchip Technology Korea 168-1, Youngbo Bldg. 3 Floor Samsung-Dong, Kangnam-Ku Seoul, Korea 135-882 Tel: 82-2-554-7200 Fax: 82-2-558-5934 Singapore Microchip Technology Singapore Pte Ltd. 200 Middle Road #07-02 Prime Centre Singapore, 188980 Tel: 65-6334-8870 Fax: 65-6334-8850 Taiwan Microchip Technology (Barbados) Inc., Taiwan Branch 11F-3. No. 207 Tung Hua North Road Taipei, 105, Taiwan Tel: 886-2-2717-7175 Fax: 886-2-2545-0139

# EUROPE

Austria

Microchip Technology Austria GmbH Durisolstrasse 2 A-4600 Wels Austria Tel: 43-7242-2244-399 Fax: 43-7242-2244-393 Denmark Microchip Technology Nordic ApS Regus Business Centre Lautrup hoj 1-3 Ballerup DK-2750 Denmark Tel: 45 4420 9895 Fax: 45 4420 9910 France Microchip Technology SARL Parc d'Activite du Moulin de Massy 43 Rue du Saule Trapu Batiment A - ler Etage 91300 Massy, France Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany Microchip Technology GmbH Steinheilstrasse 10 D-85737 Ismaning, Germany Tel: 49-089-627-144-100 Fax: 49-089-627-144-44 Italy Microchip Technology SRL Via Quasimodo, 12 20025 Legnano (MI) Milan, Italy Tel: 39-0331-742611 Fax: 39-0331-466781

# United Kingdom

Microchip Ltd. 505 Eskdale Road Winnersh Triangle Wokingham Berkshire, England RG41 5TU Tel: 44 118 921 5869 Fax: 44-118 921-5820

02/12/03