

PLL Frequency Synthesizer with Integrated VCO

#### ADVANCED COMMUNICATIONS PRODUCT GROUP


FINAL DATASHEET

#### Introduction

The ACS1790T is a high-performance, low phase noise, programmable frequency synthesizer with ultra-fine dynamic output frequency control. It can be used as a companion to a compatible ToPSync™ device to generate outputs locked to an external reference source or standalone for standard frequency generation for common applications. The circuit includes an integrated VCO, loop filter, phase-and-frequency detector and output dividers. The default power-up mode is definable by pin settings and once operational the ACS1790T is fully-programmable via an I²C interface. The ACS1790T requires only a low-speed external clock input for operation.

When used in conjunction with a compatible ToPSync® device in a Synchronous Ethernet system the ACS1790T allows the Ethernet transmit clocks to be derived initially from the local reference oscillator and subsequently frequency-locked to an external reference source once the system is fully configured, simplifying system design and reducing component count and BOM cost.

### Pin Diagram



### **Features**

- Optimised for Synchronous Ethernet, SONET and SDH operation
- Meets RMS jitter requirements of Gigabit Ethernet, 10 Gigabit Ethernet and OC-48 / STM-16
- Default options for 25 MHz & 125 MHz or 25 MHz & 156.25 MHz outputs at reset
- High frequency LVPECL output:
   10 MHz 200 MHz, 1 ppb step
- Low frequency LVCMOS output:
   2 kHz 125 MHz
   1.8V. 2.5V and 3.3V operation
- Very-low frequency feedback clock output for connection to ToPSync® or external PFD
- Tunable over +/- 500 ppm range without loss of lock
- Integrated VCO, PFD and loop filter
- 2.3 2.7 GHz VCO frequency
- Typical RMS jitter performance for target application masks:

OC-48, STM-16 (ANSI T1.105.03 & ITU-T G.813) 0.56 ps (12 kHz - 20 MHz) 1G Ethernet (IEEE 802.3-2008 38 & 39) 0.15 ps (637 kHz - 20 MHz)

XAUI (IEEE 802.3-2008 Clause 47) 0.11 ps (1.875 MHz - 20 MHz)

10G Ethernet (IEEE 802.3-2008 53 & 54) 0.29 ps (4 MHz - 80 MHz)

- Reference spurs: < -67 dBc</li>
- 10, 12.8, 20 or 25 MHz input clock
- Operating voltage: 3.0 3.6V
- I<sup>2</sup>C -bus interface
- Four selectable slave addresses to allow multiple devices to be used with a single controlling master
- Lock detect output
- Pin and register output enable control
- Temperature range: -40 to 85C
- 4 x 4 mm QFN 24 package
- Pb-Free, Halogen free, RoHS/WEEE compliant product



### FINAL DATASHEET

# **Table of Contents**

INTRODUCTION	1
PIN DIAGRAM	1
FEATURES	1
BLOCK DIAGRAM	5
PIN DESCRIPTION	
DEVICE OPERATION	
THE VCO PLL BLOCK THE OUTPUT DIVIDER BLOCK THE OUTPUT STAGE THE CONTROL BLOCK Reset	88 88
USING THE ACS1790T	g
Hardware device configuration	
REGISTER-BASED DEVICE CONFIGURATION	
I <sup>2</sup> C Write	
I <sup>2</sup> C Read	11
Register map	12
Register Descriptions	13
VCO CALIBRATION AND LOCK DETECTION	
OUTPUT ENABLE CONTROL AND SQUELCHING	19
OUT1 and OUT2	
FBCLK	
OUT2 SLEW-RATE AND VOLTAGE CONTROL	
ELECTRICAL SPECIFICATIONS	
Maximum Ratings OPERATING CONDITIONS DC CHARACTERISTICS RF CHARACTERISTICS	21 22
APPLICATIONS INFORMATION	28
USING THE ACS1790T WITH TOPSYNC	30 30 31
Programming for the OUT2 output	
Programming to use both outputs	
Programming the feedback clock output	38
Configuration for common output frequencies	39



ADVANCED COMMUNICATIONS PRODUCT GROUP	FINAL DATASHEET
DESIGN CONSIDERATIONS	43
PCB placement	
Output clock termination	
Power supplies and filtering	
APPLICATION EXAMPLE	45
PACKAGING INFORMATION	46
REVISION STATUS/ HISTORY	47
ORDERING INFORMATION	48
DISCLAIMERS	48
Contacts	48
List of Tables	
Table 1 : ACS1790T Pin Description	6
Table 2 : Input Clock Frequency Selection	9
Table 3 : Default Output Frequency Selection	10
Table 4: I <sup>2</sup> C Interface Slave Address Selection	10
Table 5 : ACS1790T Register Map	12
Table 6 : OUT1 and OUT2 Output Control	19
Table 7 : FBCLK Output Control	20
Table 8 : OUT2 Drive-Type Setting	20
Table 9 : Absolute Maximum Ratings	21
Table 10 : Operating Conditions	21
Table 11 : DC Characteristics	22
Table 12 : RF Characteristics	24
Table 13: I <sup>2</sup> C Timing Specification	25
Table 14 : OUT1 Output Division Ratios	32
Table 15: VCO PLL Prescaler Division Ratios	32
Table 16: VCO PLL Reference Frequencies	33
Table 17: Register Settings for 155.52 MHz Output	34
Table 18: OUT2 Output Division Ratios	35
Table 19 : Register Settings for 10.24 MHz Output	
Table 20 : Register Settings for Ethernet (25MHz input)	38
Table 21 : Feedback Clock Output Division Ratios	
Table 22 : Register Settings for Common Frequencies (Input clock 10 or 20 MHz)	
Table 23 : Register Settings for Common Frequencies (Input clock 12.8 MHz)	
Table 24: Register Settings for Common Frequencies (Input clock 25 MHz)	
Table 25 · Ordering Information	/ C



### FINAL DATASHEET

# **List of Figures**

gure 1 : ACS1790T Block Diagram	5
gure 2 : ACS1790T VCO PLL	7
gure 3 : ACS1790T Output Divider Structure	8
gure 4 : I <sup>2</sup> C Write Operation	11
gure 5 : I <sup>2</sup> C Read Operation	11
gure 6 : I <sup>2</sup> C Start and Stop Timing	25
gure 7 : I <sup>2</sup> C Data Timing	25
gure 8 : OUT1 Phase Noise (f <sub>in</sub> = 12.8 MHz, f <sub>out</sub> = 155.52 MHz)	26
gure 9 : OUT1 Phase Noise (f <sub>in</sub> = 12.8 MHz, f <sub>out</sub> = 125 MHz)	26
gure 10 : OUT1 Phase Noise (f <sub>in</sub> = 12.8 MHz, f <sub>out</sub> = 156.25 MHz)	27
gure 11 : OUT2 Phase Noise (f <sub>in</sub> = 12.8 MHz, f <sub>out</sub> = 25 MHz)	27
gure 12 : ToPSync and ACS1790T Operation with Separate Oscillators	28
gure 13 : ToPSync and ACS1790T Operation with a Shared Oscillator	29
gure 14 : ToPSync and ACS1790T Operation with a Shared VCXO	30
gure 15 : Standalone ACS1790T Operation	30
gure 16 : Using the ACS1790T as Part of a PLL	31
gure 17 : Simplified View of OUT1 Output Path	31
gure 18 : Simplified View of OUT2 Output Path	35
gure 19 : Simplified View of Both Output Paths	37
gure 20 : FBCLK Output Path	38
gure 21 : Recommended LVPECL DC Termination	43
gure 22 : Recommended LVPECL AC Termination	43
gure 23 : Recommended Power Supply Filtering	44
gure 24 : Example Synchronous Ethernet Application	45
gure 25 : QFN-24 Physical Package Detail	46
gure 26 : Recommended PCB Land Pattern	46



### FINAL DATASHEET

### **Block Diagram**




Figure 1: ACS1790T Block Diagram



FINAL DATASHEET

### Pin Description

The ACS1790T uses a QFN 24 package with 24 device pins and a center thermal pad that is connected to the device ground. Table 1 shows the pin definitions.

Table 1: ACS1790T Pin Description

Number	Name	Туре	Description
1	RESETB	ı	Active Low Reset
2	OSCFSEL0	[PD	Input Clock Frequency Selection
3	CLK	I	Input Clock
4	OSCFSEL1	[PD	Input Clock Frequency Selection
5	VDDD	Power	Digital Power Supply for Internal Logic and FBCLK Output
6	VSSD	Ground	Digital Ground for Internal Logic and FBCLK Output
7	SCL	I	I <sup>2</sup> C Clock (requires external pull up resistor)
8	SDA	1/0	I <sup>2</sup> C Data (requires external pull up resistor)
9	AO	<b>I</b> PD	I <sup>2</sup> C Address Selection
10	FBCLK	0	Feedback Clock to ToPSync (LVCMOS)
11	A1	<b>I</b> PD	I <sup>2</sup> C Address Selection
12	VDDD2	Power	Digital Power Supply for OUT2 Clock Output
13	OUT2	0	Single-ended Output Clock (LVCMOS)
14	VSSD2	Power	Digital Ground for OUT2 Clock Output
15	VSSA	Ground	Analogue Ground
16	OUT1N	0	Differential Output Clock (LVPECL)
17	OUT1P	0	Differential Output Clock (LVPECL)
18	VDDA	Power	Analogue Supply
19	VDDF	Power	RF Supply
20	VSSF	Ground	RF Ground
21	IC	-	Internally connected pin – do not connect
22	MODE	<b>I</b> PD	Initial Mode Select
23	OEB	I	Output Enable
24	LD	0	Lock Detect (Open Drain)
25	GND	Ground	Center Body Contact. Connect to ground

I - Input

O - Output

I/O - Bidirectional pin

IPD - Input with internal pull-down



FINAL DATASHEET

### **Device Operation**

Figure 1 shows the internal architecture of the ACS1790T. The ACS1790T can be divided into a number of main blocks – the voltage-controlled oscillator phase-locked-loop (VCO PLL) block, the output divider block, the output stage and the control block.

#### The VCO PLL block

The VCO PLL block is a fully self-contained phase-locked loop that generates an output frequency of between 2.3 and 2.7 GHz that is phase-locked to the clock input. This block is shown in Figure 2.




Figure 2: ACS1790T VCO PLL

The VCO frequency, f<sub>VCO</sub> is determined by a divider in the feedback path that supports fractional division ratios and that locks the VCO output to a multiple of the reference frequency, f<sub>PFD</sub>, which is the input frequency after passing through the R-divider shown in Figure 1. For input frequencies of 10 and 12.8 MHz the R-divider is in bypass mode, making f<sub>PFD</sub> equal to 10 or 12.8 MHz respectively. For input frequencies of 20 and 25 MHz the R-divider is set to divide by two, making f<sub>PFD</sub> equal to 10 or 12.5 MHz respectively. The high resolution of the fractional feedback divider provides ultra-fine control of the VCO output. Any frequency within the VCO operating range can be achieved with an accuracy of better than 1 ppb. The design of the VCO and the corresponding phase-and-frequency detector ensure that the output has very low jitter and is not adversely affected by noise and jitter on the input clock that falls above the ACS1790T's PLL bandwidth.

Locking of the VCO to an arbitrary frequency, including immediately after reset, is a two stage process. Firstly, the ACS1790T performs a calibration operation to select the optimal VCO operating point for the selected frequency. When this operation is complete the ACS1790T transitions to a "fine-lock" state in which the VCO output frequency is tuned until it is phase-locked to the reference clock. Once in the fine-lock state, the output frequency of the ACS1790T can be adjusted by up to +/- 500 ppm from the frequency at which the calibration operation was performed without requiring further calibration. However, if the frequency is moved outside of this range then a new calibration cycle must be initiated. At reset the VCO frequency is set to 2.5 GHz. Therefore, once calibrated, the actual output frequency can be set to any value between 2.49875 GHz and 2.50125 GHz without needing to reinitiate the calibration process. This +/- 500 ppm adjustment range should be adequate for any application in which the output frequency is set and subsequently fine-tuned. Refer to the *Applications Information* section for further details of setting the VCO output frequency and initiating recalibration.

The VCO PLL block provides a lock detect signal, LD, to indicate when lock has been achieved after a recalibration cycle. This is an open-drain pin that is pulled low until lock is established, at which time it is released and pulled high by an external pull-up resistor. This allows the LD pins of multiple ACS1790T devices to be connected together to provide a single overall lock indication.



FINAL DATASHEET

### The output divider block

The output of the VCO PLL block drives the divider block that consists of a number of cascaded dividers, and a multiplexer, as shown in Figure 3.




Figure 3: ACS1790T Output Divider Structure

The O-divider is a shared prescaler whereas the B- and P-dividers are specific to the OUT1 and OUT2 outputs respectively. The T-divider further divides down either the OUT1 or OUT2 output to generate the feedback clock that is used when the ACS1790T forms the controllable oscillator portion of an external phase-locked loop, such as when the ACS1790T is used in conjunction with a suitable ToPSync device.

The O, P, B and T-dividers are individually programmable, and together with the frequency of the VCO, determine the ACS1790T output frequencies. Additionally, the P and B-dividers can be individually disabled in the case that only a single output is being used to reduce power consumption and device noise. The T-divider, which is responsible for generating the low-speed feedback output, FBCLK, can be driven from the output of either the P or B-divider through the multiplexer shown in Figure 3.

Refer to the *Using the ACS1790T* section for further information on the output dividers.

## The output stage

The ACS1790T provides a total of three clock outputs – a high-speed LVPECL output, OUT1; a low-speed LVCMOS output, OUT2 and; a low-speed LVCMOS feedback clock, FBCLK.

The OUT2 output features a separate power supply pin for the output buffer, allowing operation at 1.8V, 2.5V or 3.3V. There is also a slew-rate limiting option on the OUT2 output to slow the edge-rate of the output clock. The FBCLK output operates at a fixed 3.3V level.

An active-low output enable signal, OEB, is provided to disable the OUT1 and OUT2 outputs, and these outputs can also be disabled under software control.

#### The control block

The control block is responsible for control of the other parts of the ACS1790T and includes a set of registers accessible to an external device through a standard I<sup>2</sup>C interface. These registers allow configuration of the VCO PLL, output dividers and output stage, as well as monitoring of the ACS1790T's status. The registers are fully documented in the section entitled *Register-based Device Configuration*.



FINAL DATASHEET

#### Reset

The control block is also responsible for handling device reset. The ACS1790T includes a power monitor to reset the device automatically at power-up, and an external, active-low, reset pin, RESETB.

During reset, all the registers are reset to their default values, the I<sup>2</sup>C interface is reset and the clock outputs are held inactive. Immediately after reset, the registers are loaded with default values dependent on the state of the MODE and OSCFSEL[1:0] pins (see the section entitled *Hardware Device Configuration*) to enable generation of frequencies for 1G or 10G Ethernet designs. The VCO will automatically enter a calibration cycle during which the lock-detect pin, LD, is driven low. Once the calibration cycle is complete the LD pin is released and the outputs are activated (unless disabled). The ACS1790T is now fully functional and can be programmed under software control.

### Using the ACS1790T

There are two methods of programming the ACS1790T. The initial operating mode is determined by the state of various device pins that are sampled at power-up and reset. Subsequent control, and status monitoring, is provided through a set of registers accessible to an external microprocessor through an I<sup>2</sup>C-compatible interface.

### Hardware device configuration

There are three device pins that determine the initial operating state at power-up and reset - OSCFSEL0, OSCFSEL1 and MODE.

The state of these pins is sampled during reset and the pins have internal pull-down mechanisms to ensure that valid inputs are sensed even if the pin is left floating. In a typical application these configuration pins would be connected to a static level, either by tying them directly to ground or 3.3V as appropriate, or connecting them to ground or 3.3V through a pull-up/pull-down resistor. The presence of the internal pull-down means that care needs to be taken when using an external pull-up resistor to ensure that the voltage at the pin exceeds the minimum V<sub>IH</sub> threshold. A single 4.7Kohm resistor per pin, or a 1Kohm resistor shared between up to three pins, is recommended to ensure this requirement is met.

Should dynamic control of the hardware configuration pins be required then they can be actively driven from logic. However, since the state of these pins is only sampled at reset, it is necessary to reset the ACS1790T, by asserting RESETB, whenever the state of the configuration pins is changed.

### Input clock frequency selection

The two OSCFSEL pins determine the frequency of the ACS1790T's input clock. Table 2 shows the acceptable frequencies.

OSCFSEL1	OSCFSEL0	Input Frequency of CLK
0	0	20 MHz
0	1	10 MHz
1	0	12.8 MHz
1	1	25 MHz

Table 2: Input Clock Frequency Selection

The 10, 12.8 and 20 MHz options correspond to the supported reference clock frequencies of the ToPSync family allowing a single oscillator and OSCFSEL setting to be shared between the two parts when the ACS1790T is used as a companion to a ToPSync device. The 25 MHz input frequency is not supported by the ToPSync but is a frequency commonly found in Ethernet applications and easily generated using very-low cost oscillators.



**FINAL DATASHEET** 

### **Default output frequency selection**

The MODE pin determines the initial output frequencies from the ACS1790T as shown in Table 3.

Table 3: Default Output Frequency Selection

MODE	OUT1	OUT2	Typical Application
0	125 MHz	25 MHz	Gigabit Ethernet
1	156.25 MHz	25 MHz	10 Gigabit Ethernet

When the ACS1790T is used in a Synchronous Ethernet application the MODE pin will typically be set to generate the appropriate output frequencies for the desired Ethernet speed. This allows the ACS1790T's outputs to provide clocks to the Ethernet circuitry immediately after reset prior to any additional configuration being performed.

When the ACS1790T is used for an application other than Synchronous Ethernet, for example as a Sonet clock generator, it is unlikely that either setting of the MODE pin will provide the desired output frequency. In this case, the MODE pin setting is arbitrary and the ACS1790T output frequency must be set via the I<sup>2</sup>C interface, either from a microprocessor or a companion ToPSync, prior to the output clocks being used.

### Register-based device configuration

The ACS1790T incorporates eleven user-accessible registers accessed by a microprocessor or companion ToPSync through an industry-standard I<sup>2</sup>C interface. This section documents these registers and the method of accessing them. Since the I<sup>2</sup>C bus is a widely-adopted standard, non-ACS1790T specific details, such as the general I<sup>2</sup>C protocol, are not included here. For this information refer to the I<sup>2</sup>C specification, which can be obtained from NXP Semiconductors.

The ACS1790T I²C interface meets the requirements of an F/S-mode I²C device as defined in the I²C specification. The ACS1790T is able to complete register accesses faster than the I²C bus and therefore cycle-stretching is unnecessary and SCL is an input only to the ACS1790T. For full electrical and timing characteristics of the I²C interface refer to the *Electrical Specifications* section.

### I<sup>2</sup>C slave address selection

The ACS1790T provides two address selection pins, A0 and A1, to allow one of four different I<sup>2</sup>C slave addresses to be selected as shown in Table 4. This allows a single device, such as a ToPSync, to control up to four associated ACS1790T devices.

Table 4: I<sup>2</sup>C Interface Slave Address Selection

A1	AO	I <sup>2</sup> C Slave Address (0x0)
0	0	C0 (b'1100 000x)
0	1	C2 (b'1100 001x)
1	0	C4 (b'1100 010x)
1	1	C6 (b'1100 011x)

The AO and A1 address pins should be connected to static levels on the PCB – either directly to power or ground or through 4.7K-ohm, or lower, resistors. The state of these pins should not be changed during operation.



**FINAL DATASHEET** 

### I<sup>2</sup>C Write

Figure 4 shows the process used to write one or more registers. The operation is initiated by the host generating a start, or repeated start, condition and then writing the appropriate slave address (with bit 0 clear) followed immediately by the eight bit address of the first register to be written and then one or more data bytes containing the desired register contents. After each register write the register address pointer is automatically incremented unless it has reached the address of the highest register, 0x0A. This allows multiple consecutive registers to be written simply by sending additional data bytes. The host must generate either a stop or a repeated start condition to terminate the write operation. The ACS1790T acknowledges the slave address, and all subsequent bytes written, in accordance with the I<sup>2</sup>C specification.




Figure 4: I2C Write Operation

### I<sup>2</sup>C Read

Figure 5 shows the process used to read one or more registers. It starts off in the same way as a register write operation, with the host writing the slave address (with bit 0 clear) followed by the address of the register to access. However, the host must then issue a repeated start condition, or optionally a stop followed by a start, followed by a write of the slave address with bit 0 set to initiate a read operation. The host can then read consecutive registers as required until generating a final stop condition. As for write operations, the auto-increment of the address stops at the last register, allowing this register to be polled with repeated reads without needing to re-write the register address. In accordance with the I<sup>2</sup>C specification, the host must acknowledge receipt of each byte read, by driving SDA low during the ninth bit time of the byte, except for the last byte that must not be acknowledged (by allowing SDA to float). This signals the ACS1790T to not drive SDA during the next bit time so that the host can generate the stop condition.




Figure 5: I2C Read Operation



FINAL DATASHEET

### Register map

Table 5 shows the ACS1790T register map.

Table 5: ACS1790T Register Map

	S	t				Bit signi	ficance			
Register name	Address	Default	7 (MSB)	6	5	4	3	2	1	0 (LSB)
reg_status	00	*		mode	oscfsel1	oscfsel0	a0	a1	oeb	lock
reg_output	01	6C		fbclk_	out1/2_	fbclk_	out1_	out2_	out2_	out2_
				auto_	auto_	enable	enable	enable	slew-	drive
				squelch	squelch				rate	
reg_n_div	02	*			integer p	ortion of V	CO feedba	ck divider		ı
reg_k_div_hi	03	*		bits [2	3:16] of fra	ctional por	tion of VC0	) feedback	divider	
reg_k_div_med	04	00		b	oits [15:8] o	of fractional	portion of	VCO feed	back divid	er
reg_k_div_lo	05	00		k	oits [7:0] of	fractional p	ortion of \	/CO feedb	ack divide	r
reg_o_div	06	*						prescaler (	division rat	tio
reg_b_div	07	*						out	1 division	ratio
reg_t_div	08	00	fbclk_ select					feedback	divider rat	io
reg_p_div	09	*		1			out	2 division	ratio	
reg_vco	OA	01	vco_							
										calibrate
reg_dither	1B	*	(pres	serve)	dither			(preserve		1

Address and default values are in hexadecimal

<sup>\*</sup> indicates that the default value of this register is determined by the state of the hardware configuration pins at reset

Other register addresses are reserved for factory test purposes. For correct operation undocumented addresses must not be read or written.



FINAL DATASHEET

## **Register Descriptions**

### Status Register

	Software name			Address (0x0)		Access	Default	efault value	
			reg_status	00	)	Read-only	0***	***0	
Descr	iption	Status	s register						
Bit	Bit n	ame	Bit description		Value	Bit settings		Reset	
7		-	not used		-	-		0	
6	mo	ode	Indicates the state of the MODE	oin as	0	MODE is low (gigabit Ethernet mo	ode)	*	
			sampled at power-up or last rese	t	1	MODE is high (10-gigabit Etherne	t mode)		
5	oscf	sel1	Indicates the state of the OSCFSEL1 pin		0	OSCFSEL1 is low		*	
			as sampled at power-up or last re	eset	1	OSCFSEL1 is high			
4	oscf	sel0	Indicates the state of the OSCFSI	ELO pin	0	OSCFSELO is low		*	
			as sampled at power-up or last re	eset	1	OSCFSELO is high			
3	а	0	Indicates the state of the AO I <sup>2</sup> C address		0	A0 is low		*	
			pin as sampled at power-up or la	st reset	1	AO is high			
2	а	1	Indicates the state of the A1 I2C a	address	0	A1 is low		*	
	pin as sampled at power-up or I		pin as sampled at power-up or la	st reset	1	A1 is high			
1	06	eb	Indicated the current state of the	output	0	OEB is low (outputs are enabled)		*	
			enable pin		1	OEB is high (outputs are disabled	I)		
0	lo	ck	VCO PLL lock status		0	VCO PLL is not locked		0	
					1	VCO PLL is locked			

#### Output control register

	5	oftware name	Address (0x0		Access	Default	fault value	
reg_output			0:	1	Read-write	0110	1100	
Descr	ription Outpo	ut control register						
Bit	Bit name	Bit description		Value	Bit settings		Reset	
7	-	not used		-	-		0	
6	fbclk_auto_ squelch			0	FBCLK toggling when VCO PLL r FBCLK low when VCO PLL not lo		1	
5	out1/2_ Controls whether the OUT1 and clock outputs are deactivated (I when the VCO PLL is out not loc		eld low)	0	OUT1/2 toggling when VCO PLL OUT1/2 low when VCO PLL not		1	
4	fbclk_ Controls whether the feedback controls enable output is enabled		lock	0	FBCLK is held low FBCLK is driven by output of T-c	livider	0	



### FINAL DATASHEET

3	out1_	Controls whether the OUT1 clock output	0	OUT1 is held low	1
	enable	is enabled	1	OUT1 is driven by output of B-divider	
2	out2_	Controls whether the OUT2 clock output	0	OUT2 is held low	1
	enable	is enabled	1	OUT2 is driven by output of P-divider	
1	out2_slew_	Controls the OUT2 pin slew rate	0	Fast OUT2 edge rate	0
	rate		1	Slow OUT2 edge rate	
0	out2_	Controls the OUT2 pin drive strength	0	Low OUT2 drive (2.5V and 3.3V)	0
	drive		1	High OUT2 drive (1.8V)	

### VCO PLL feedback divider registers

	Software name			s (0x0)	Access	Default value	
	reg_n_div		02	2	Read-write	****	***
Descr	iption VCO P	LL feedback divider (integer portio	n)				
Bit	Bit name	Bit description		Value	Bit settings		Reset
[7:0]	n_div[7:0]	Holds the integer portion of the V	CO PLL	0x00	Integer division ratio = 67		
		feedback divider - 67		0x01	Integer division ratio = 68		
		For correct operation, division ration		:	:		
		result in the VCO frequency being outside the range 2.3 – 2.7 GHz		0xF7	Integer division ratio = 314		
		not be programmed	must	0xF8	Integer division ratio = 315		
		not be programmed			(Do not program values 0xF9 – 0xFF)		

		Software name	Address (0x0)	Access	Default value
		reg_k_div_hi	03	Read-write	****
Description Bits [23:16] of the VCO PLL feedback divider (fractional part)					
Bit	Bit name	Bit description	Value	Bit settings	Reset
[7:0]	k_div [23:16]	Bits [23:16] of the fractional part VCO PLL feedback divider * 2 <sup>24</sup> (Bit 23 corresponds to a value of			

	5	Software name	Address (0x0)	Access	Default value	
reg_k_div_med			04	Read-write	0000 0000	
Description Bits [15:8] of the VCO PLL feedback divider (fractional part)						
Bit	Bit name	Bit description	Value	Bit settings	Reset	
[7:0]	k_div [15:8]	Bits [15:8] of the fractional part of VCO PLL feedback divider * 2 <sup>24</sup>	the -9)			



### FINAL DATASHEET

	Software name		Address (0x0)	Access	Default value
reg_k_div_lo		05	Read-write	0000 0000	
Descr	Bits [7:0] of the VCO PLL feedback divider (fractional part)				
Bit	Bit name	Bit description	Value	Bit settings	Reset
[7:0]	k_div [7:0]	Bits [7:0] of the fractional part of VCO PLL feedback divider * 2 <sup>24</sup> (Bit 0 corresponds to a value of 2 A write to this register forces the PLL feedback divider to by updat	2 <sup>-24</sup> ) VCO ed with		
		the values programmed into the and <i>k_div</i> registers	n_div		

### Output divider control registers

	S	oftware name	Address	s (0x0)	Access	Default	value	
		reg_o_div	00	Read-write 00		0000 *	0000 ****	
Descr	iption The O	-divider (prescaler) division ratio				•		
Bit	Bit name	Bit description		Value	Bit settings		Reset	
[7:4]	-	not used		-	-		0000	
[3:0]	o_div	Sets the division ratio of the O-div	,	0000	Prescaler divides by 4		****	
	[3:0]	which is the VCO PLL prescaler sl		0001	Prescaler divides by 6			
	between the OUT1 and OUT2 output	puts	0010	Prescaler divides by 8				
				0011	Prescaler divides by 10			
				0100	Prescaler divides by 12			
				0101	Prescaler divides by 14			
				0110	Prescaler divides by 16			
				0111	Prescaler divides by 18			
				1000	Prescaler divides by 20			
				1001	Prescaler divides by 22			
				1010	Prescaler divides by 24			
				1011	Prescaler divides by 26			
				1100	Prescaler divides by 28			
				1101	Prescaler divides by 30			
				1110	Do not use			
				1111	Do not use			



### FINAL DATASHEET

	S	oftware name	Address	(0x0)	Access	Default	value
		reg_b_div	07		Read-write	0000	)***
Description The B-divider (OUT1) division ratio							
Bit	Bit name	Bit description		Value	Bit settings		Reset
[7:3]	-	not used		-	-		00000
[2:0]	b_div	Sets the division ratio of the B-divide		000	Disable B-divider (OUT1 is held low)	)	***
	[2:0] which is used to drive the OUT1 o		output	001	Bypass divider		
				010	Divide by 2		
				011	Divide by 4		
				100	Divide by 8		
				101	Divide by 16		
				110	Do not use		
				111	Do not use		

	Software name		Address (	(0x0)	Access	Default	value
		reg_t_div	08		Read-write	0000	0000
Descr	iption The	T-divider (FBCLK) division ratio					
Bit	Bit name	Bit description	\	Value	Bit settings		Reset
7	fbclk_ select	T-divider clock source select		0	The T-divider is driven with the Ol frequency		0
				1	The T-divider is driven with the Ol frequency	JT2 clock	
[6:4]	-	not used		-	-		000
[3:0]	[2:0] t_div Sets the division ratio of the T-divider, which divides either the OUT1 or OUT2 output frequency to generate the FBCLK output			0000	T-divider is disabled (FBCLK is he	ld low)	0000
			Ι,	0001	Bypass divider		
			PERCEN (	0010	Divide by 2		
		Catput	(	0011	Divide by 4		
			(	0100	Divide by 8		
			(	0101	Divide by 16		
			(	0110	Divide by 32		
			(	0111	Divide by 64		
			1	1000	Divide by 128		
			1	1001	Divide by 256		
			1	1010	Divide by 512		
			1	1011	Divide by 1024		
			1	1100	Divide by 2048		
			2	1101	Divide by 4096		
			1	1110	Divide by 8192		
			1	1111	Divide by 16384		



### FINAL DATASHEET

		Software name Address (0x0) Access I		Default	Default value		
		reg_p_div	(	9	Read-write	000*	***
Descr	iption The P	-divider (OUT1) division ratio					
Bit	Bit name	Bit description		Value	Bit settings		Reset
[7:5]	-	not used		-	-		000
[4:0]	p_div	Sets the division ratio of the P-div		00000	Disable P-divider (OUT2 is held lov	w)	****
	[4:0]	which is used to drive the OUT2 of	output	00001	Divide by 2		
				00010	Divide by 4		
				00011	Divide by 5		
				00100	Divide by 8		
				00101	Divide by 10		
				00110	Divide by 16		
				00111	Divide by 25		
				01000	Divide by 32		
				01001	Divide by 64		
				01010	Divide by 128		
				01011	Divide by 256		
				01100	Divide by 512		
				01101	Divide by 1024		
				01110	Divide by 2048		
				01111	Divide by 4096		
				10000	Divide by 8192		
				10001	Divide by 16384		
				10010	Divide by 32768		
				10011	Divide by 65536		
				10100			
				:	Do not use values 10100 - 11111	1	
				11111			

### VCO calibration request register

	Software name			Access	Default v	/alue
	reg_vco			Read-write	0000 00	001
Descr	ription Contro	ols the VCO calibration process				
Bit	it Bit name Bit description		Value	Bit settings		Reset
[7:1]	-	not used	-	-		0
0	vco_ calibrate	Setting this bit forces the VCO to recalibrate to its optimum operat point after a large frequency characteristics (Bit is cleared automatically)	ing	No action (write) / Calibration complete (read) Force calibration (write) / Calibration in process (read)		1



#### FINAL DATASHEET

Software name		Address (0x0)	Access	Default value		
reg_dither			1B	Read-write	**0* ****	
Description Status register						
Bit	Bit name	Bit description	Value	Bit settings	Reset	
[7:6]	-	Reserved <sup>1</sup>	-	-	*	
5	dither	Enable fractional divider dithering	g 0	K-divider value is used as programme	d 0	
			1	K-divider value is extended with one additional fractional bit forced to 1		
[4:0]	-	Reserved <sup>1</sup>	-	-	*	

the dither setting software must read this register, and rewrite the value read with bit 5 set or cleared as needed.

#### VCO calibration and lock detection

The VCO can generate any frequency between 2.3 and 2.7 GHz, with an ultra-fine resolution of less than 1 ppb. However, locking to an arbitrary frequency requires the VCO to be calibrated to select its optimal operating point. The VCO calibration process is initiated automatically at power-up or reset to set the VCO to its default frequency of 2.5 GHz, and can be retriggered at any time by writing a '1' to the vco\_calibrate bit (bit 0 of reg\_vco). This bit will remain set while the calibration process is executed and will be automatically cleared once it is complete and the VCO PLL is locked.

Once the VCO PLL has been calibrated for a given frequency, the actual frequency can be adjusted by up to 500 ppm either side of the original frequency without needing to reinitiate a calibration cycle. However, if it is desired to change the output frequency by more than this amount then a recalibration cycle must be initiated once the new frequency has been programmed.

The active low, open-drain, lock-detect pin, LD, indicates the lock state of the VCO PLL. Whenever an out-of-lock condition is detected LD is pulled low to indicate that the output frequency cannot be relied on. If the auto-squelch option is enabled then the corresponding output is automatically held low until lock is established. Initiating a recalibration cycle causes the LD pin to be driven low immediately.

## Fractional divider dithering

By default, the programmed K-divider value is used directly to determine the ratio of the VCO output frequency to the reference clock frequency (after scaling by the R-divider). This allows the output frequency to be determined precisely, subject to the resolution of the K-divider. However, for K-divider values in which the fractional portion is  $1/2^n$  (0.5, 0.25, 0.125 etc.), the nature of fractional division can result in excessive deterministic jitter being generated on the output. To avoid this, the dither bit (bit 5 of reg\_dither) can be set to append a fixed '1' bit to the fractional portion of the K-divider, effectively adding 1/2-25 to the programmed value.

Using this dither feature can significantly reduce the deterministic jitter for certain K-divider settings. However, it will also result in a fixed error in the output frequency of the order of 0.25 ppb. In applications where the ACS1790T is operated as part of a closed loop system, such as when being controlled by a ToPSync device with the output frequency monitored through the FBCLK pin, the control loop will remove this fixed error over time so the average output frequency will be correct. However, when the ACS1790T is operated in an open-loop mode, either to generate a non-disciplined output frequency or when the reference clock itself is disciplined, for example when ToPSync is tuning a VCXO, then the fixed error will not be removed and the resultant output frequency will show a corresponding inaccuracy resulting in an unbounded Maximum Time Interval Error (MTIE) measurement. Whether this fixed error is acceptable or not will depend on the application, and therefore the overall system requirements should be considered before enabling the dithering feature in open-loop operation.



FINAL DATASHEET

### Output enable control and squelching

#### **OUT1 and OUT2**

The behavior of the OUT1 and OUT2 outputs is determined by a number of factors which control whether the pins are actively driven with the corresponding output frequency, held inactive or tri-stated. Table 6 indicates the behavior of the outputs under various conditions.

The automatic squelch capability shown in Table 6 allows the outputs to be forced inactive at any time the VCO is unlocked, as indicated by the LD pin being pulled low. This capability is enabled by setting the out1/2\_Auto\_Squelch bit (bit 5 of reg\_output).

Register Settings Input Pin Setting **Clock Output State** B (OUT1) or Powerout1/2 on Lock State outn\_ P (OUT2) Auto\_ **RESETB OEB OUTn** reset Enable Divider Squelch Disabled Χ Χ Χ Yes Not locked 1 1 Hi-impedance 0 0 Not locked 1 1 Χ Driven Low Reset No 1 1 Χ 0 1 Not locked Hi-impedance No Hardware Control 1 1 Χ Χ Χ Χ Hi-impedance No 1 0 No 0 0 Χ Not locked Hi-impedance Unlocked 1 0 Nο Not locked 0 1 Nο Active (Toggling) 1 1 0 Χ Operation 0 No Not locked Hi-impedance Χ 1 Not locked 1 1 0 No Driven Low 1 0 Nο Not locked Χ 1 Yes Driven Low 1 0 No Locked 0 0 Χ Hi-impedance 1 Normal 0 No Locked 0 1 No Active (Toggling) 1 0 1 0 Χ Operation No Locked Hi-impedance 1 0 No Locked 1 1 No Active (Toggling) 1 Χ 1 0 No Locked Yes Driven Low

Table 6: OUT1 and OUT2 Output Control

#### **FBCLK**

The low-speed feedback clock output pin, FBCLK, is simpler in operation than the OUT1 and OUT2 clocks since it doesn't support a tri-state option, and therefore is unaffected by the state of the OEB pin. Table 7 summarizes the behavior of the FBCLK output under various conditions.

The FBCLK output also features an auto-squelch feature with the same functionality as that of the OUT1 and OUT2 outputs. However, it is controlled by a separate bit – fbclk\_auto\_squelch in the reg\_output register.

FINAL DATASHEET

Table 7: FBCLK Output Control

	Input Pin Setting	Power-	Laste State	R	egister Set	tings	Clock Output State
	RESETB	on reset	Lock State	FBCLK_ Auto_ Squelch	FBCLK_ Enable	T-Divider Disabled	FBCLK
Reset	Χ	Yes	Not locked	1	0	Х	Driven Low
Nesce	0	No	Not locked	1	0	X	Driven Low
	1	No	Not locked	0	0	Х	Driven Low
Unlocked	1	No	Not locked	0	1	No	Active (Toggling)
Operation	1	No	Not locked	1	0	Χ	Driven Low
	1	No	Not locked	1	1	X	Driven Low
	1	No	Not locked	X	1	Yes	Driven Low
	1	No	Locked	0	0	Х	Driven Low
Normal	1	No	Locked	0	1	No	Active (Toggling)
Operation	1	No	Locked	1	0	Χ	Driven Low
	1	No	Locked	1	1	No	Active (Toggling)
	1	No	Locked	X	1	Yes	Driven Low

### OUT2 slew-rate and voltage control

The OUT2 CMOS clock output is capable of operating at 1.8V, 2.5V and 3.3V LVCMOS standards. It also supports a slew-rate limiting capability which can improve signal quality in some circumstances, such as when the output is driving a lengthy PCB trace, by reducing the rise and fall times of the clock edges.

The OUT2 pin has a separate dedicated power supply pin – VDDD2. This pin must be connected to 1.8V, 2.5V or 3.3V to set the OUT2 pin signalling level as required. Additionally, when operating at 1.8V it is necessary to set the *out2\_drive* bit in the *reg\_output* register to increase the drive strength of the output buffer. Failure to do so will result in reduced signal quality on the OUT2 output.

Table 8 summarises the requirements for each output standard on the OUT2 pin.

Table 8: OUT2 Drive-Type Setting

OUT2 I/O Standard	Maximum Voltage Swing	VDDD2 Voltage	out2_drive Bit Setting
LVCMOS18	1.8V	1.8V	1
LVCMOS25	2.5V	2.5V	0
LVCM0S33	3.3V	3.3V	0

The slew-rate of the OUT2 pin is controlled by the *out2\_slew\_rate* bit in the *reg\_output* register. When this bit is clear the OUT2 signal is driven with fast rise and fall times. Setting the *out2\_slew\_rate* bit increases the rise and fall times of the OUT2 signal. This in turn allows the OUT2 pin to drive considerably longer PCB traces (as long as several inches) without needing any termination. The *out2\_slew\_rate* bit is set by default.



FINAL DATASHEET

### **Electrical Specifications**

### Maximum Ratings

Important Note: The Absolute Maximum Ratings, in the table below, are stress ratings only, and functional operation of the device at conditions other than those indicated in the Operating Conditions sections of this specification are not implied. Exposure to the absolute maximum ratings, where different to the operating conditions, for an extended period may reduce the reliability or useful lifetime of the product.

Table 9: Absolute Maximum Ratings

Parameter	Symbol	Minimum	Maximum	Units
Supply Voltage VDDA, VDDD, VDDD2, VDDF	V <sub>DD</sub>	-0.5	3.7	V
Input Voltage (non-supply pins)	Vin	-	3.7	V
Operating Junction Temperature	Тлст	-	125	°C
Reflow Temperature	$T_RE$	-	260	°C
Storage Temperature	T <sub>stor</sub>	-50	150	°C
ESD (Human Body Model)	ESDнвм	-	2	kV
ESD (Charged Device Model)	ESD <sub>CDM</sub>	-	1	kV
Latchup	ILU	-100	100	mA

# **Operating Conditions**

Table 10: Operating Conditions

Parameter	Symbol	Minimum	Typical	Maximum	Units
Power Supply VDDA, VDDD, VDDF	$V_{DD}$	3.0	3.3	3.6	V
Power Supply VDDD2 (1.8V operation)	$V_{\text{DDD2}}$	1.71	1.8	1.89	V
Power Supply VDDD2 (2.5V operation)	V <sub>DDD2</sub>	2.375	2.5	2.625	V
Power Supply VDDD2 (3.3V operation)	$V_{\text{DDD2}}$	3.0	3.3	3.6	V
Ambient Temperature Range	T <sub>A</sub>	-40	-	+85	°C
Supply Current Inputs & digital	I <sub>DDD</sub>	-	5	8	mA
Supply Current Synthesizer only	I <sub>DDF</sub>	-	52	60	mA



### FINAL DATASHEET

Supply Current HF output <sup>1</sup>	I <sub>DDA</sub>	-	19	28	mA
Supply Current LF output <sup>2</sup>	I <sub>DDD2</sub>	-	12	15	mA
Total Power Dissipation <sup>1,2</sup>	Ртот	-	290	400	mW
Package Thermal Resistance – still air	ΘЈА	-	-	32.2	c/w
Package Thermal Resistance - 1 m/s	ΘЈА	-	-	29.9	C/W
Package Thermal Resistance - 2 m/s	ΘЈА	-	-	28.1	c/w

#### Notes:

- 1. Assumes 200 MHz OUT1 output into 50 ohm LVPECL load terminated as shown in Figure 21.
- 2. Assumes 125 MHz OUT2 output driving 10 pF unterminated load.

### **DC Characteristics**

Across all operating conditions, unless otherwise stated

#### Table 11: DC Characteristics

DC Input Characteristics: CLK, OEB, AO, A1, OSCFSELO, OSCFSEL1, MODE, RESETB pins

Parameter	Symbol	Minimum	Typical	Maximum	Units
V <sub>IN</sub> High	V <sub>IH</sub>	2.0	-	-	V
Vin Low	VıL	-	-	0.8	V
Pull-down Resistor (A0, A1, MODE, OSCFSELO, OSCFSEL1)	R <sub>PD</sub>	28	36	44	kΩ
Input Low Current (V <sub>IN</sub> = VSSD)	lıL	-	-	1	μΑ
Input High Current (V <sub>IN</sub> = VDDD)	Іін	-	-	130	μА

DC Input Characteristics: SDA and SCL pins

Parameter	Symbol	Minimum	Typical	Maximum	Units
V <sub>IN</sub> High	V <sub>IH</sub>	0.7 * VDDD	-	-	V
Vin Low	VıL	-	-	0.3 * VDDD	V
Input Low Current (V <sub>IN</sub> = VSSD)	I <sub>IL</sub>	-	-	1	μΑ
Input High Current (V <sub>IN</sub> = VDDD)	I <sub>IH</sub>	-	-	1	μΑ
Noise margin at low level	V <sub>nL</sub>		200		mV
Noise margin at high level	V <sub>nH</sub>		200		mV



FINAL DATASHEET

DC Output Characteristics: FBCLK pin

Parameter	Symbol	Minimum	Typical	Maximum	Units
Vout Low (IoI = 4mA)	V <sub>OL</sub>	0	-	0.3	V
Vout High (loh = -4mA)	Vон	2.4	-	-	V
Output Low Current	I <sub>OL</sub>	-	-	4	mA
Output High Current	Іон	-	-	-4	mA

DC Output Characteristics: SDA, LD pins

Parameter	Symbol	Minimum	Typical	Maximum	Units
Vout Low (IoI = 4mA)	VoL	0	-	0.4	V
Output Low Current	loL	-	-	4	mA

DC Output Characteristics: OUT2 pin

Parameter	Symbol	Minimum	Typical	Maximum	Units
Vout Low (VDDD2 = 1.8V, IoI = 1mA)	VoL	0	-	0.3	V
Vout High (VDDD2 = 1.8V, loh = -1mA)	Vон	1.3	-	-	V
Vout Low (VDDD2 = 2.5V, IoI = 2mA)	VoL	0	-	0.3	V
Vout High (VDDD2 = 2.5V, loh = -2mA)	Vон	1.7	-	-	V
Vout Low (VDDD2 = 3.3V, IoI = 4mA)	V <sub>OL</sub>	0	-	0.3	V
Vout High (VDDD2 = 3.3V, loh = -4mA)	Vон	2.4	-	-	V
Output Low Current	I <sub>OL</sub>	-	-	4	mA
Output High Current	Іон	-	-	-4	mA

DC Characteristics: OUT1P, OUT1N pins

Parameter	Symbol	Minimum	Typical	Maximum	Units
Vout Low <sup>1</sup>	V <sub>OL</sub>	VDD - 2.1	-	VDD - 1.62	V
Vout High¹	Vон	VDD - 1.45	-	VDD - 1.0	V
Differential Output Voltage <sup>1</sup>	Vod	550	-	900	mV
Notes					

#### Notes:

1) Driving into a LVPECL  $50\Omega$  load biased to VDD – 2V



FINAL DATASHEET

#### RF Characteristics

Across all operating conditions, unless otherwise stated

Table 12: RF Characteristics

Parameter	Symbol	Test Condition	Minimum	Typical	Maximum	Units
CLK Input Frequency	F <sub>REF</sub>	External Clock Source	10	12.8	25	MHz
PFD Update Frequency <sup>1</sup>	fφ	fφ= FREF/R	10	-	12.8	MHz
VCO Center Frequency Range	fcen		2.3	2.5	2.7	GHz
OUT1 Integrated Jitter <sup>2,3</sup>	JITT1	155.52 MHz (12 kHz - 20 MHz)	-	0.56	0.8	ps (rms)
OUT1 Integrated Jitter <sup>2,3</sup>	JITT1	125 MHz (637 kHz - 20 MHz)	-	0.15	0.8	ps (rms)
OUT1 Integrated Jitter <sup>2,3</sup>	JITT1	125 MHz (1.875 MHz - 20 MHz)	-	0.11	0.8	ps (rms)
OUT1 Integrated Jitter <sup>2,3</sup>	JITT1	156.25 MHz (4 MHz – 80 MHz)	-	0.29	0.8	ps (rms)
OUT2 Integrated Jitter <sup>2,3,4</sup>	JITT2	25 MHz (12 kHz to 5 MHz)	-	0.8	1.0	ps (rms)
Loop Bandwidth	BW	Closed Loop	-	160	-	kHz
Harmonic Suppression	H2	Second Harmonic	TBA	-20	-	dBc
Output Reference Spurs		Offset = 12.8MHz	-	-67	-	dBc
Settling Time	T <sub>SET</sub>	Across entire tuning range to 1 ppm precision	-	250	500	ms
Narrowband Lock Range	T <sub>RI</sub>	Across entire tuning range	500	-	-	ppm
Tuning Step Size	f <sub>STEP</sub>		-	-	1	ppb
Lock Time From Reset <sup>5</sup>	TLOCKR		-	-	20	ms
Lock Time From Calibration <sup>5</sup>	T <sub>LOCKC</sub>		-	-	10	ms

#### Notes:

- 1) Value of  $f\phi$  is dependent on the input divider
- 2) Measured using Rakon CFPO-DO reference clock (12.8 MHz)
- 3) Measured using bandpass filter range and carrier frequency specified in "Test Condition" column
- 4) Measured using VDDD2 = 2.5V
- 5) As indicated by LD pin state



### FINAL DATASHEET

Table 13: I<sup>2</sup>C Timing Specification

Parameter <sup>1</sup>	Symbol	Conditions	Min	Тур	Max	Unit
SCL Clock Frequency	f <sub>SCL</sub>		0	-	400	kHz
SCL low period	tLow		1.3	-	-	us
SCL high period	t <sub>ніGн</sub>		0.6	-	-	us
Data setup time	tsu:dat		100	-	-	ns
Data hold time	t <sub>HD:DAT</sub>		0	-	-	ns
Repeated start setup time	tsu:sta		0.6	-	-	us
Start condition hold time	t <sub>SU:STA</sub>		0.6	-	-	us
Stop condition hold time	tsu:sто		0.6	-	-	us
Bus free time between stop and start	t <sub>BUF</sub>		1.3	-	-	us
Input glitch suppression	tsp			-	50	ns

#### Notes:

1) Timing specifications refer to voltage levels ( $V_{IL}$ ,  $V_{IH}$ ,  $V_{OL}$ ) defined in DC Characteristics

The interface complies with slave F/S mode as described by NXP: "I2C-bus specification, Rev. 03 – 19 June 2007".




Figure 6: I<sup>2</sup>C Start and Stop Timing




Figure 7: I2C Data Timing

# Typical Phase Noise Performance




Figure 8 : OUT1 Phase Noise ( $f_{in}$  = 12.8 MHz,  $f_{out}$  = 155.52 MHz)




Figure 9 : OUT1 Phase Noise ( $f_{in}$  = 12.8 MHz,  $f_{out}$  = 125 MHz)

### FINAL DATASHEET




Figure 10 : OUT1 Phase Noise ( $f_{in}$  = 12.8 MHz,  $f_{out}$  = 156.25 MHz)




Figure 11 : OUT2 Phase Noise (fin = 12.8 MHz, fout = 25 MHz)



FINAL DATASHEET

### Applications Information

The ACS1790T can be used either in conjunction with a suitable ToPSync device or standalone.

### Using the ACS1790T with ToPSync

The most common use of the ACS1790T is as a companion to a compatible Semtech ToPSync device as part of an integrated timing platform solution to allow the generation of ultra-low jitter output clocks locked to a wired or packet reference source. There are three different modes of operation depending on the ACS1790T and ToPSync local oscillator configuration:

- ToPSync and the ACS1790T use separate reference oscillators
- ToPSync and the ACS1790T share a common fixed reference oscillator
- ToPSync and the ACS1790T share a common voltage-controlled oscillator that is tuned by ToPSync

In all three cases, one or two ACS1790Ts can be supported from a single ToPSync. When only a single ACS1790T is used it must be assigned the  $I^2C$  slave address 0xC0 (A1 = 0, A0 = 0). When two ACS1790Ts are used one is designated as the primary device and must be assigned the  $I^2C$  slave address 0xC0 (A1 = 0, A0 = 0), while the other one is designated as the secondary device and is assigned the  $I^2C$  slave address 0xC2 (A1 = 0, A0 = 1).

### Operation with separate oscillators

Figure 12 shows the configuration when ToPSync and the ACS1790T operate from separate reference clocks. In this case, the ACS1790T FBCLK output is connected to one of ToPSync's clock inputs and the ToPSync firmware uses this to form a software PLL control loop, monitoring the ACS1790T output frequency and adjusting it as required by writing to the fractional K-divider through the I<sup>2</sup>C interface.




Figure 12: ToPSync and ACS1790T Operation with Separate Oscillators

In the case where two ACS1790Ts are used in this mode, both must share the same reference oscillator. Only the feedback clock from the primary device is connected to ToPSync, which can infer the operating frequency of the secondary device, since both ACS1790Ts share the same reference oscillator, and adjust the output frequency of both by writing to the fractional K-dividers through the I<sup>2</sup>C interface.



FINAL DATASHEET

#### Operation with a shared fixed oscillator

When the reference oscillator is shared between ToPSync and one or two ACS1790Ts then operation is possible without the feedback clock connection to ToPSync since the ACS1790T operating frequency can be inferred from ToPSync's internal timebase. This configuration is shown in Figure 13.




Figure 13: ToPSync and ACS1790T Operation with a Shared Oscillator

### Operation with a shared voltage-controlled oscillator

In this mode, both ToPSync and one or two ACS1790Ts share a voltage-controlled oscillator that is tuned by ToPSync, using its internal digital-to-analogue converter, to align it to the selected reference source. This allows a disciplined clock with the lowest possible phase noise to be taken directly from the oscillator for applications such as cellular basestations. This configuration is shown in Figure 14.

Since the reference clock is disciplined directly by ToPSync there is no need to continually tune the ACS1790T feedback dividers and therefore the I<sup>2</sup>C connection from ToPSync is used only for initial configuration.

Regardless of the exact configuration, ToPSync is responsible for setting the initial output frequencies from the ACS1790T, along with options such as output drive strength and slew rate. These parameters are configured through the ToPSync control API and it is never necessary for the user to interface with the ACS1790T I<sup>2</sup>C register set directly when operating in conjunction with ToPSync. Refer to the ToPSync User Guide, device-specific datasheets and API documentation for more information on using the ACS1790T in association with a ToPSync.

**FINAL DATASHEET** 




Figure 14: ToPSync and ACS1790T Operation with a Shared VCXO

### Using the ACS1790T in a standalone application

The ACS1790T can be used standalone as a simple programmable-frequency clock generator. In this case, a controlling microprocessor, or other device that can act as an I<sup>2</sup>C host, configures the ACS1790T to generate the desired frequency, or frequencies, and then takes no further role in the device operation. Figure 15 shows a simplified example of this application.




Figure 15: Standalone ACS1790T Operation

## Using the ACS1790T as part of a phase-locked loop

The ability to ultra-fine tune the VCO frequency allows the ACS1790T to be used as the oscillator component of a phase-locked loop, for example, locking the output frequency to a Stratum-traceable reference in a Synchronous Ethernet system. An example of such an application is shown in Figure 16. Typically, the other components of the PLL will be implemented as a combination of hardware and software using, for example, an FPGA with embedded micro-controller core.

**FINAL DATASHEET** 




Figure 16: Using the ACS1790T as Part of a PLL

In this example, the phase-and-frequency detector (PFD) within the external PLL controller compares the feedback clock output, FBCLK, of the ACS1790T with a scaled version of the reference input. The output of the PFD is low-pass filtered and drives the VCO controller that is responsible for adjusting the VCO frequency of the ACS1790T to the point where the FBCLK output, and hence the OUT1 and OUT2 outputs, are phase-locked to the reference input

### Configuration for a particular output frequency

This section details the steps necessary to program the ACS1790T to generate a particular output frequency, or frequencies. When using the ACS1790T as a companion to ToPSync the ToPSync firmware handles the configuration details and therefore knowledge of the information contained in this section isn't directly necessary.

Configuring the ACS1790T to generate a particular output frequency, or frequencies, is a three stage process. Firstly, division ratios for the output divider chain have to be selected such that the VCO will operate within its allowable range of 2.3 – 2.7 GHz. Secondly, the VCO feedback divider necessary to achieve the correct VCO frequency must be calculated. Finally, if it is desired to use the FBCLK feedback clock output then the correct source and division ratio for this must be selected. The exact process depends on whether the OUT1, OUT2 or both outputs are to be used:

### **Programming for the OUT1 output**

Figure 17 shows a simplified diagram of the ACS1790T when using just the OUT1 output.




Figure 17: Simplified View of OUT1 Output Path



FINAL DATASHEET

The VCO and prescaler O-divider can be programmed to give an output frequency in one of five ranges:

77 - 225 MHz

230 - 270 MHz

288 - 337 MHz

384 - 450 MHz

575 - 675 MHz

Firstly, multiply the desired output frequency by 1, 2, 4, 8 or 16 to obtain a frequency that falls within one of the five ranges. This multiplier value determines the value to program into the *reg\_b\_div* register as shown in Table 14.

Table 14: OUT1 Output Division Ratios

Division Ratio	reg_b_div value
1	01
2	02
4	03
8	04
16	05

Secondly, calculate the prescaler output frequency by multiplying the desired output frequency by the division ratio determined in the first step and look up the range in which this falls in Table 15 to determine the programming of the  $reg\_o\_div$  register (from the second column).

Table 15: VCO PLL Prescaler Division Ratios

Prescaler Output Frequency Range	reg_o_div value (0x0)	O-Divider ratio
77 – 86 MHz	0D	30
86 - 93 MHz	OC	28
93 - 100 MHz	OB	26
100 - 109 MHz	OA	24
109 - 119 MHz	09	22
119 - 131 MHz	08	20
131 – 147 MHz	07	18
147 – 166 MHz	06	16
166 - 192 MHz	05	14
192 - 225 MHz	04	12
230 – 270 MHz	03	10
288 - 337 MHz	02	8
384 – 450 MHz	01	6
575 – 675 MHz	00	4



FINAL DATASHEET

Thirdly, the VCO feedback divider value must be calculated. This is given by the equation:

feedback\_divider\_ratio = f<sub>VCO</sub> / f<sub>PFD</sub>

 $f_{VCO}$  is the VCO operating frequency and is given by multiplying the output frequency by the B-divider value, as in the previous step, and then multiplying this by the O-divider value from the third column of Table 15 corresponding to the  $reg\_o\_div$  register setting determined in the previous step.  $f_{PFD}$  is the phase and frequency detector input clock and is directly related to the ACS1790T input clock as shown in table Table 16.

Table 16: VCO PLL Reference Frequencies

The calculated value of *feedback\_divider\_ratio* will be in the range 179.6875 to 270. The *reg\_n\_div* register is determined by the equation:

reg n div = INT(feedback divider ratio) - 67

where 'INT' means take the integer part

For example, if  $feedback\_divider\_ratio$  is 200.457 then the  $reg\_n\_div$  register must be set to 200 – 67 = 133 (0x85). The fractional portion is given by:

reg\_k\_div = ROUND(FRAC(feedback\_divider\_ratio) \* 2<sup>24</sup>)

where 'FRAC' means take the fractional part only, and 'ROUND' means round to the closest integer.

The value of *reg\_k\_div* must be programmed into three separate registers:

$$reg_k_div_hi = reg_k_div[23:16],$$
  
 $reg_k_div_med = reg_k_div[15:8],$  and  
 $reg_k_div_lo = reg_k_div[7:0]$ 

For example, if  $feedback\_divider\_ratio$  is 200.457 then  $reg\_k\_div$  is 7667187 (0x74FDF3) and the values programmed into the corresponding three registers are:

```
reg_k_div_hi = 0x74
reg_k_div_med = 0xFD
reg_k_div_lo = 0xF3
```

In general, the finite resolution of the fractional divider setting means that it will not be possible to precisely set the required feedback division ratio and hence the output frequency will not exactly match the desired value. However, the twenty-three bit resolution of the fractional portion means that the output frequency will always be within 1 ppb of the desired value.

It is important to note that when updating the feedback divider registers, the actual value used by the feedback divider is not updated until the  $reg\_k\_div\_lo$  register is written. This prevents transient changes in frequency as individual registers are written while still allowing the output frequency to be fine-tuned without requiring all the associated registers to be rewritten.

Additionally, when using just the OUT1 output, the *reg\_p\_div* register, which controls the output divider for the OUT2 output, should be set to zero to disable the divider, reducing power consumption and output noise.



FINAL DATASHEET

#### Example:

Assume that it is desired to generate a frequency on the OUT1 output of 155.52 MHz for driving a Sonet framer, and that the ACS1790T is driven by a 25 MHz reference clock. The steps in programming the ACS1790T to generate this frequency are:

- 1) 155.52 MHz is within one of the allowable ranges for the prescaler output. Therefore, no additional division in the B-divider is needed and from the first row of Table 14, the required value for the *reg\_b\_div* register is 0x01.
- 2) From the eighth row of Table 15, the required value for the *reg\_o\_div* register is 0x06, with a corresponding 0-divider ratio of 16.
- 3) The VCO output frequency is the product of the OUT1 frequency with the B-divider and O-divider ratios. In this case,

```
f_{VCO} = 155.52 \text{ MHz} * 1 * 16 = 2488.32 \text{ MHz}
```

 $reg_k_div_lo = 41 (0x29)$ 

Using the equations from the previous section, noting from Table 16 that fPFD is 12.5 MHz, gives the following:

```
feedback\_divider\_ratio = 2488.32 / 12.5 = 199.0656 reg\_n\_div = INT(199.0656) - 67 = 132 (0x84) reg\_k\_div = ROUND (FRAC(199.0656) * 2^{24}) = 1100585 (0x10CB29) reg\_k\_div\_hi = 16 (0x10) reg\_k\_div\_med = 203 (0xCB)
```

As a check, the rounded feedback divider ratio is  $199 + 1100585 / 2^{24}$ , which gives a VCO output frequency that is less than 0.12 ppb from the desired value. This corresponds to an error in the OUT1 frequency of less than 18 mHz.

4) Finally, reg\_p\_div should be set to zero since the OUT2 output is not being used and the vco\_calibrate bit of the reg\_vco register should be set to force a recalibration of the VCO PLL. Once the vco\_calibrate bit has returned to zero then the VCO is calibrated and the OUT1 output will be at the desired 155.52 MHz frequency.

Table 17 summarizes the divider-related register settings for this example.

Table 17: Register Settings for 155.52 MHz Output

Register name	Address	Value
	(0x0)	(OxO)
reg_n_div	02	84
reg_k_div_hi	03	10
reg_k_div_med	04	СВ
reg_k_div_lo	05	29
reg_o_div	06	06
reg_b_div	07	01
reg_p_div	09	00
reg_vco	OA	01

FINAL DATASHEET

### **Programming for the OUT2 output**

Figure 18 shows a simplified diagram of the ACS1790T when using just the OUT2 output.




Figure 18: Simplified View of OUT2 Output Path

The architecture, and hence programming, in this case is very similar to that for the OUT1 output, the only difference being that the B-divider is replaced by the P-divider, which provides a wider range of division ratios. Table 18 lists the allowable division ratios for the P-divider.

P-Divider Division reg\_p\_div Register O-Divider

Setting Output Frequency

P-Divider Division	reg_p_aiv Register	O-Divider
Ratio	Setting	Output Frequency
	(OxO)	Limited to 250 MHz?
2	01	No
4	02	Yes
5	03	No
8	04	Yes
10	05	No
16	06	Yes
25	07	No
32	08	Yes
64	09	Yes
128	OA	Yes
256	OB	Yes
512	OC	Yes
1024	0D	Yes
2048	0E	Yes
4096	0F	Yes
8192	10	Yes
16384	11	Yes
32768	12	Yes
65536	13	Yes



FINAL DATASHEET

The first step in the programming is to select a division ratio from Table 18 that when multiplied by the desired output frequency gives a value within one of the five O-divider output ranges specified in the previous section. The corresponding entry in the second column of Table 18 then gives the value to program into the *reg\_p\_div* register.

Due to the design of the P-divider, there is a restriction on the allowable O-divider output frequency in some cases when using the OUT2 output. A 'Yes' in the third column of Table 18 indicates that, for the corresponding P-divider setting, the O-divider output frequency must not exceed 250 MHz, which can be ensured by selecting an O-divider ratio of 12 or higher. In practice this does not restrict the available output frequencies, but does restrict the combination of divider ratios used to achieve a given frequency.

Having defined the P-divider ratio, the remaining steps are the same as for the OUT1 output as documented in the previous section. Since the OUT1 output is not being used, the *reg\_b\_div* register should be programmed to zero to disable the OUT1 B-divider.

#### Example:

Assume that it is desired to generate a frequency on the OUT2 output of 10.24 MHz for a DOCSIS 3.0 DTI application, and that the ACS1790T is driven by a 12.8 MHz reference clock. The steps in programming the ACS1790T to generate this frequency are:

- 1) Note that 81.92 MHz (10.24 MHz \* 8) is within one of the allowable O-divider output ranges and therefore 8 is an acceptable division ratio for the P-divider and, from Table 18, the *reg\_p\_div* register should be programmed to 0x04.
- 2) From the first row of Table 15, the required value for the *reg\_o\_div* register is 0x0D, with a corresponding 0-divider ratio of 30.
- 3) The VCO output frequency is the product of the OUT1 frequency with the P-divider and O-divider ratios. In this case,

```
f_{VCO} = 10.24 \text{ MHz} * 8 * 30 = 2457.6 \text{ MHz}
```

Using the equations from the previous section, noting from Table 16 that fPFD is 12.8 MHz, gives the following:

```
feedback_divider_ratio = 2457.6 / 12.8 = 192

reg_n_div = INT(192) - 67 = 125 (0x7D)

reg_k_div = ROUND (FRAC(192) * 2<sup>24</sup>) = 0 (0x00)

reg_k_div_hi = 0 (0x00)

reg_k_div_med = 0 (0x00)

reg_k_div_lo = 0 (0x00)
```

Since the VCO feedback division ratio is an integer the output frequency will be exactly the desired 10.24 MHz.

Note that although the three K-divider registers are set to their default value of zero, it is still necessary to perform a write to the  $reg\_k\_div\_lo$  register since this is required to force an update of the feedback divider ratio.

4) Finally, reg\_b\_div should be set to zero since the OUT1 output is not being used and the vco\_calibrate bit of the reg\_vco register should be set to force a recalibration of the VCO PLL. Once the vco\_calibrate bit has returned to zero then the VCO is calibrated and the OUT2 output will be at the desired 10.24 MHz frequency.



**FINAL DATASHEET** 

Table 19 summarizes the divider-related register settings for this example.

Register name **Address** Value (0x0)(0x0)02 7D reg\_n\_div 03 00 reg\_k\_div\_hi 04 00 reg\_k\_div\_med 05 00 reg\_k\_div\_lo 06 0D reg\_o\_div 07 00 reg b div 04 reg\_p\_div 09 reg\_vco OA 01

Table 19: Register Settings for 10.24 MHz Output

### Programming to use both outputs

Figure 19 shows a simplified diagram of the ACS1790T when using both the OUT1 and OUT2 outputs.




Figure 19: Simplified View of Both Output Paths

It can be seen that the VCO and O-divider is shared between both outputs. Therefore, it is only possible to use both outputs simultaneously if a B-divider division ratio for the OUT1 frequency and a P-divider division ratio for the OUT2 frequency can be found that both give a common frequency that is within one of the five allowable ranges for the O-divider output. If a suitable common value can be found then the programming steps are just the combination of those in the previous two sections. If no suitable common value can be found then it will be necessary to adopt an alternative approach, such as using two ACS1790Ts.

Table 20 gives the appropriate register values for OUT1 = 125 MHz, OUT2 = 25 MHz and OUT1 = 156.25 MHz, OUT2 = 25 MHz, when using a 25 MHz reference clock. These output frequencies are typical of those required for 1G and 10G Ethernet systems and are the two default output frequency sets of the ACS1790T, as selected at reset by the MODE pin. (Note that during reset the ACS1790T programs the VCO PLL feedback divider depending on the input clock frequency so that the default output frequencies are correct regardless of the input frequency being used.)



**FINAL DATASHEET** 

**1G Ethernet** 10G Ethernet OUT1 = 125 MHz. OUT1 = 156.25 MHz. **Address** Register name OUT2 = 25 MHz**OUT2 = 25 MHz** (0x0) Value (0x0) Value (0x0) reg\_n\_div 85 02 85 03 00 00 reg\_k\_div\_hi reg\_k\_div\_med 04 00 00 05 00 00 reg\_k\_div\_lo reg\_o\_div 06 03 00 02 03 07 reg\_b\_div 07 reg\_p\_div 09 05 OA 01 01 reg\_vco  $f_{VCO} = 2.5 \text{ GHz for both cases}$ 

Table 20 : Register Settings for Ethernet (25MHz input)

### Programming the feedback clock output

The feedback clock output FBCLK is designed to be used as the feedback output to an external phase-and-frequency detector when the ACS1790T is used as part of a PLL application. The FBCLK output is a divided down version of either the OUT1 or OUT2 outputs as shown in Figure 20.




Figure 20: FBCLK Output Path

The division ratio between the OUT1 or OUT2 and the FBCLK output is determined by the T-divider, which is programmed through the  $reg\_t\_div$  register. Table 21 gives the allowable division ratios and corresponding  $reg\_t\_div$  register values. The source of the T-divider is controlled by the  $fbclk\_select$  bit in the  $reg\_t\_div$  register. When  $fbclk\_select$  is zero the T-divider is driven from the OUT1 clock frequency (the B-divider output) whereas when  $fbclk\_select$  is one the T-divider is driven from the OUT1 clock frequency (the P-divider output).



FINAL DATASHEET

The OUT1 and OUT2 outputs can be used to drive the T-divider even if the actual output pin is disabled through either the OEB pin or the corresponding bits in the  $reg\_output$  register. However, if either the B- or T-dividers are disabled ( $reg\_b\_div = 0$ , or  $reg\_t\_div = 0$ ) then that divider cannot be used as the input source for the T-divider.

**T-Divider Division** reg\_t\_div Register reg\_t\_div Register Setting Ratio Setting (source is OUT1) (source is OUT2) (0x0)(0x0)00 80 T-divider disabled 1 01 81 2 02 82 4 03 83 8 04 84 16 05 85 32 06 86 64 07 87 128 80 88 09 256 89

OA

0B

0C

0D

0E

OF

88

8B

80

8D

8E

8F

Table 21: Feedback Clock Output Division Ratios

#### Example:

Assume that the ACS1790T in the previous DOCSIS 3.0 DTI application is to be used as part of an FPGA-based phase locked loop that has a phase-and-frequency detector that can accept a maximum input frequency of 1 MHz. Selecting a T-division ratio of 16 will give a frequency at the FBCLK output of 10.24 / 16 = 650 kHz. From Table 21, noting that the T-divider needs to be driven from the OUT2 frequency, the value to program into the  $reg\_t\_div$  register is 0x85. While a bigger division ratio could have been chosen, too low a frequency is likely to impact the locking time of the external PLL and therefore it is recommended to chose the highest acceptable FBCLK output frequency. Of course, the VCO controller in the external PLL needs to allow for the selected T-divider division ratio in its loop gain calculation when setting the VCO frequency.

When using the FBCLK output, it must be explicitly enabled by setting the fbclk\_enable bit in the reg\_output register.

### Configuration for common output frequencies

512

1024

2048

4096

8192

16384

Table 22, Table 23 and Table 24 show the register settings for various common ACS1790T clock generator applications for each possible input frequency. In each case, the value given for the *reg\_output* register assumes that all three outputs (OUT1, OUT2 and FBCLK) are enabled with the auto-squelch option on for each output, and with OUT2 using low drive strength with slew-rate limiting. In some cases, the values in these tables may differ from those calculated using the information contained elsewhere in this section. In such cases, the values from the tables should be used in preference to the calculated values.



FINAL DATASHEET

Table 22: Register Settings for Common Frequencies (Input clock 10 or 20 MHz)

Output	Register Settings							Output	
Frequency	reg_output	reg_n_div	reg_k_div_hi	reg_k_div_med	reg_k_div_lo	reg_o_div	reg_b_div	reg_p_div	Used
(MHz)	(0x01)	(0x02)	(0x03)	(0x04)	(0x05)	(0x06)	(0x07)	(0x09)	
161.1328	68	BE	D0	0	0	06	01	00	1
156.25+25	6E	В7	0	0	0	00	03	07	1 & 2
155.52	68	B5	D4	FD	F4	06	01	00	1
149.797	68	AC	AC	AC	F8	06	01	00	1
125 + 25	6E	В7	0	0	0	03	02	05	1 & 2
77.76	68	B5	D4	FD	F4	06	02	00	1
51.84	68	B5	D4	FD	F4	04	03	00	1
49.152	68	BC	97	24	74	0B	02	00	1
44.736	68	В7	85	87	94	05	03	00	1
34.368	68	B4	73	18	FC	07	03	00	1
38.88	68	B5	D4	FD	F4	06	03	00	1
25.92	68	CA	91	68	72	0B	03	00	1
25	68	C1	0	0	0	OB	03	00	1
24.576	68	BC	97	24	74	0B	03	00	1
19.44	68	B5	D4	FD	F4	06	04	00	1
12.288	68	BC	97	24	74	0B	04	00	1
10	68	BD	0	0	0	06	05	00	1
49.152	66	BC	97	24	74	0B	00	01	2
44.736	66	В7	85	87	94	OC	00	01	2
34.368	66	B4	73	18	FC	07	00	02	2
38.88	66	B5	D4	FD	F4	06	00	02	2
25.92	66	CA	91	68	72	OB	00	02	2
25	66	C1	0	0	0	OB	00	02	2
24.576	66	BC	97	24	74	0B	00	02	2
19.44	66	B5	D4	FD	F4	06	00	04	2
12.288	66	BC	97	24	74	0B	00	04	2
10.24	66	B2	C2	8F	5C	0D	00	04	2
10	66	BD	0	0	0	06	00	06	2
6.48	66	B5	D4	FD	F4	OA	00	06	2
6.144	66	A8	ED	FA	44	OA	00	06	2
2.048	66	A8	ED	FA	44	07	00	09	2
1.544	66	BD	EB	ED	FA	OB	00	09	2
1.536	66	BC	97	24	74	OB	00	09	2
8 kHz	66	C3	24	DD	30	08	00	11	2
2 kHz	66	C3	24	DD	30	08	00	13	2



FINAL DATASHEET

Table 23: Register Settings for Common Frequencies (Input clock 12.8 MHz)

Output	Register Settings							Output	
Frequency	reg_output	reg_n_div	reg_k_div_hi	reg_k_div_med	reg_k_div_lo	reg_o_div	reg_b_div	reg_p_div	Used
(MHz)	(0x01)	(0x02)	(0x03)	(0x04)	(0x05)	(0x06)	(0x07)	(0x09)	
161.1328	68	86	6A	80	0	06	01	00	1
156.25+25	6E	80	50	0	0	00	03	07	1 & 2
155.52	68	7F	66	66	66	06	01	00	1
149.797	68	78	3E	E7	22	06	01	00	1
125 + 25	6E	80	50	0	0	03	02	05	1 & 2
77.76	68	7F	66	66	66	06	02	00	1
51.84	68	7F	66	66	66	04	03	00	1
49.152	68	84	AE	14	7A	0B	02	00	1
44.736	68	80	B8	51	EC	05	03	00	1
34.368	68	7E	51	EB	86	07	03	00	1
38.88	68	7F	66	66	66	06	03	00	1
25.92	68	8F	99	99	9A	0B	03	00	1
25	68	88	20	0	0	OB	03	00	1
24.576	68	84	AE	14	7A	0B	03	00	1
19.44	68	7F	66	66	66	06	04	00	1
12.288	68	84	AE	14	7A	0B	04	00	1
10	68	85	0	0	0	06	05	00	1
49.152	66	84	AE	14	7A	OB	00	01	2
44.736	66	80	B8	51	EC	OC	00	01	2
34.368	66	7E	51	EB	86	07	00	02	2
38.88	66	7F	66	66	66	06	00	02	2
25.92	66	8F	99	99	9A	OB	00	02	2
25	66	88	20	0	0	OB	00	02	2
24.576	66	84	AE	14	7A	0B	00	02	2
19.44	66	7F	66	66	66	06	00	04	2
12.288	66	84	AE	14	7A	0B	00	04	2
10.24	66	7D	0	0	0	0D	00	04	2
10	66	85	0	0	0	06	00	06	2
6.48	66	7F	66	66	66	OA	00	06	2
6.144	66	75	51	EB	86	OA	00	06	2
2.048	66	75	51	EB	86	07	00	09	2
1.544	66	85	B8	51	EC	OB	00	09	2
1.536	66	84	AE	14	7A	OB	00	09	2
8 kHz	66	89	CC	CC	CC	08	00	11	2
2 kHz	66	89	CC	CC	CC	08	00	13	2



FINAL DATASHEET

Table 24: Register Settings for Common Frequencies (Input clock 25 MHz)

Output	Register Settings							Output	
Frequency	reg_output	reg_n_div	reg_k_div_hi	reg_k_div_med	reg_k_div_lo	reg_o_div	reg_b_div	reg_p_div	Used
(MHz)	(0x01)	(0x02)	(0x03)	(0x04)	(0x05)	(0x06)	(0x07)	(0x09)	
161.1328	68	8B	40	0	0	06	01	00	1
156.25+25	6E	85	0	0	0	00	03	07	1 & 2
155.52	68	84	10	СВ	2A	06	01	00	1
149.797	68	7C	BD	57	2C	06	01	00	1
125 + 25	6E	85	0	0	0	03	02	05	1 & 2
77.76	68	84	10	СВ	2A	06	02	00	1
51.84	68	84	10	СВ	2A	04	03	00	1
49.152	68	89	78	E9	F6	0B	02	00	1
44.736	68	85	6A	D2	DC	05	03	00	1
34.368	68	82	F5	AD	96	07	03	00	1
38.88	68	84	10	СВ	2A	06	03	00	1
25.92	68	94	A7	86	C2	0B	03	00	1
25	68	8D	0	0	0	OB	03	00	1
24.576	68	89	78	E9	F6	0B	03	00	1
19.44	68	84	10	СВ	2A	06	04	00	1
12.288	68	89	78	E9	F6	0B	04	00	1
10	68	89	CC	CC	CC	06	05	00	1
49.152	66	89	78	E9	F6	OB	00	01	2
44.736	66	85	6A	D2	DC	OC	00	01	2
34.368	66	82	F5	AD	96	07	00	02	2
38.88	66	84	10	СВ	2A	06	00	02	2
25.92	66	94	A7	86	C2	OB	00	02	2
25	66	8D	0	0	0	0B	00	02	2
24.576	66	89	78	E9	F6	0B	00	02	2
19.44	66	84	10	СВ	2A	06	00	04	2
12.288	66	89	78	E9	F6	0B	00	04	2
10.24	66	81	9B	A5	E4	0D	00	04	2
10	66	89	CC	CC	CC	06	00	06	2
6.48	66	84	10	СВ	2A	OA	00	06	2
6.144	66	79	BE	61	D0	OA	00	06	2
2.048	66	79	BE	61	D0	07	00	09	2
1.544	66	8A	89	8B	2E	OB	00	09	2
1.536	66	89	78	E9	F6	OB	00	09	2
8 kHz	66	8E	В7	17	58	08	00	11	2
2 kHz	66	8E	B7	17	58	08	00	13	2

FINAL DATASHEET

## Design considerations

As with all high-performance devices, correct circuit design and PCB layout is critical to achieve optimum performance from the ACS1790T.

### **PCB** placement

The ACS1790T should be placed on the PCB as close to the clock load as possible to minimize the length of the output clock traces. As the OUT1 clock uses differential signaling it is important to route the two halves of the differential pair with as near constant spacing between the traces as possible and with minimum difference in trace lengths between the positive and negative signals.

### **Output clock termination**

The OUT1 clock uses LVPECL signaling and must be properly terminated for correct operation. Figure 21 shows an example termination scheme for use when the OUT1 clock drives an LVPECL input buffer.




Figure 21: Recommended LVPECL DC Termination

In certain cases it may be desirable to implement an AC-coupling scheme between the OUT1 clock and its load. One example of where this would be necessary is if there may be a difference in ground potential between the ACS1790T and its load, as may happen if the two are on separate blades connected through a backplane. If DC-coupling was used in such a case then the common-mode voltage specification of the receiver may be violated. Figure 22 shows an example termination circuit for using the ACS1790T with AC coupling.




Figure 22: Recommended LVPECL AC Termination



#### FINAL DATASHEET

The OUT2 clock uses LVCMOS signaling and should be properly terminated unless the distance between the ACS1790T and the clock load is very short (less than 10 mm). In most instances a simple series termination resistor of between 25 and 35 ohms placed close to the ACS1790T OUT2 pin will be sufficient. The FBCLK output should be terminated in the same way as the OUT2 clock.

In all cases, it is recommended that the behavior of the clock outputs is simulated using the Semtech supplied IBIS model for the ACS1790T along with the appropriate vendor IBIS models for the clock receivers.

### Power supplies and filtering

A multi-layer PCB design with solid power and ground planes is vital. If the power and ground planes are perforated by excessive vias or split in any way then the design should be simulated as fully as possible to ensure that the output clock quality meets the desired level.

Power supply filtering is also critical since any noise on the power supplies can adversely affect the VCO and PFD operation and can result in increased output phase noise. The ACS1790T features separate power supply pins for the VCO (VDDF), high-speed analogue circuitry (VDDA), digital circuitry (VDDD) and the OUT2 CMOS output (VDDD2). The VDDF, VDDA and VDDD supplies all operate at 3.3V whereas the VDDD2 supply may be connected to 1.8V, 2.5V or 3.3V depending on the signaling level required for the OUT2 output. Figure 23 shows the recommended power supply filtering for all the supplies. All filter components should be placed as close to the corresponding device pins as possible. The filter capacitors should be selected to minimize series inductance which would otherwise negate their filtering capability. Suitable parts include multi-layer ceramic capacitors in 0603 or smaller surface-mount packages. The stub lengths between PCB vias and the component pads should also be minimized and sharing of vias for multiple connections on the same side of the PCB should be avoided unless it significantly reduces the achievable stub length.

The center pad of the QFN-24 package, GND, should be connected to ground on the PCB for additional grounding and to provide thermal coupling between the ACS1790T die and the PCB.




Figure 23: Recommended Power Supply Filtering

**FINAL DATASHEET** 

### Application Example

Figure 24 shows an example application using the ACS1790T to provide the transmit clocks to a Synchronous Ethernet switch and associated phy to support both 1G and 10G Ethernet.

In this example, the ACS1790T is configured to provide 25 MHz and 156.25 MHz output frequencies by default (MODE = 1). The 25 MHz output from OUT2 drives the Ethernet switch, which uses it as the timing reference for its 1G SGMII outputs. The 156.25 MHz output from OUT1 drives a 10G Ethernet phy that converts a 10G XAUI port from the switch into an SFI or XFI port. This configuration allows for Synchronous Ethernet support on both the 1G and 10G external Ethernet links. The example schematic shows the ACS1790T being used with a 12.8 MHz input clock (OSCFSLE1 = 1, OSCFSEL0 = 0) and configured to appear at I<sup>2</sup>C address 0xC0 (A0, A1 = 0).





Figure 24: Example Synchronous Ethernet Application


FINAL DATASHEET

# Packaging Information



- 2. COPLANARITY APPLIES TO THE EXPOSED PAD AS WELL AS THE TERMINALS.

Figure 25: QFN-24 Physical Package Detail



- 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES).
- THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY.
  CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR COMPANY'S MANUFACTURING GUIDELINES ARE MET.
- THERMAL VIAS IN THE LAND PATTERN OF THE EXPOSED PAD SHALL BE CONNECTED TO A SYSTEM GROUND PLANE. FAILURE TO DO SO MAY COMPROMISE THE THERMAL AND/OR FUNCTIONAL PERFORMANCE OF THE DEVICE.

Figure 26: Recommended PCB Land Pattern



#### **FINAL DATASHEET**

# Revision Status/ History

The Revision Status, as shown in top right corner of the datasheet, may be TARGET, PRELIMINARY, or FINAL, and refers to the status of the Device (not the datasheet), with the design cycle. TARGET status is used when the design is being realized but is not yet physically available, and the datasheet content reflects the intention of the design. The datasheet is raised to

PRELIMINARY status when initial prototype devices are physically available, and the datasheet content more accurately represents the realization of the design. The datasheet is only raised to FINAL status after the device has been fully characterized, and the datasheet content updated with measured, rather than simulated parameter values.

#### **Revision History**

Revision	Date	Description of Changes				
1.0	May 2013	First release of final datasheet				



**FINAL DATASHEET** 

## Ordering information

Table 25: Ordering Information

Part Number	Description
ACS1790IMLTRT	Ultra Low Noise Frequency Synthesizer 2 kHz- 200MHz band – Pb and Halogen free, RoHS compliant Tape and reel packing – 3000 devices per reel
ACS1790IMLT	Ultra Low Noise Frequency Synthesizer 2 kHz- 200MHz band – Pb and Halogen free, RoHS compliant Tray packing – 490 devices per tray

### **Disclaimers**

Life support- This product is not designed or intended for use in life support equipment, devices or systems, or other critical applications. This product is not authorized or warranted by Semtech for such use.

Right to change- Semtech Corporation reserves the right to make changes, without notice, to this product. Customers are advised to obtain the latest version of the relevant information before placing orders.

Compliance to relevant standards- Operation of this device is subject to the User's implementation, and design practices. It is the responsibility of the user to ensure equipment using this device is compliant to any relevant standards.

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

#### **Contacts**

For Additional Information, contact the following:

#### **Semtech Corporation Advanced Communications Product Group**

E-mail: Sales@semtech.com Support\_TOP@semtech.com

Internet: <a href="http://www.semtech.com">http://www.semtech.com</a>

USA: Mailing Address: P.O. Box 6097, Camarillo, CA 93011-6097

Street Address: 200 Flynn Road, Camarillo, CA 93012-8790

Tel: +1 805 498 2111, Fax: +1 805 498 3804

FAR EAST: 11F, No. 46, Lane 11, Kuang Fu North Road, Taipei, R.O.C.

Tel: +886 2 2748 3380 Fax: +886 2 2748 3390

EUROPE: Semtech Ltd., Units 2 and 3, Park Court, Premier Way,

Abbey Park Industrial Estate, Romsey, Hampshire, S051 9DN Tel: +44 (0)1794 527 600 Fax: +44 (0)1794 527 601



ISO9001 CERTIFIED