eGaN® FET DATASHEET EPC2037

EPC2037 – Enhancement Mode Power Transistor

 V_{DSS} , 100 V $R_{DS(on)}$, 550 m Ω I_D, 1.7 A










Gallium Nitride is grown on Silicon Wafers and processed using standard CMOS equipment leveraging the infrastructure that has been developed over the last 60 years. GaN's exceptionally high electron mobility and low temperature coefficient allows very low RDS(on), while its lateral device structure and majority carrier diode provide exceptionally low Q_G and zero Q_{RR}. The end result is a device that can handle tasks where very high switching frequency, and low on-time are beneficial as well as those where on-state losses dominate.





EPC2037 eGaN® FETs are supplied only in passivated die form with solder bumps. Die size: 0.9 mm x 0.9 mm

Applications

- High Speed DC-DC Conversion
- Wireless Power Transfer
- LiDAR/Pulsed Power Applications
- Class-D Audio

Benefits

- · Ultra High Efficiency
- Ultra Low RDS(on)
- Ultra Low Q_G
- · Ultra Small Footprint

www.epc-co.com/epc/Products/eGaNFETs/EPC2037.aspx

| | Static Characteristics (T _J = 25°C unless otherwise stated) | | | | | |
|-------------------|--|--|-----|-----|-----|------|
| PARAMETER | | TEST CONDITIONS | MIN | ТҮР | MAX | UNIT |
| BV _{DSS} | Drain-to-Source Voltage | $V_{GS} = 0 \text{ V, } I_D = 125 \mu\text{A}$ | 100 | | | V |
| I _{DSS} | Drain Source Leakage | $V_{DS} = 80 \text{ V}, V_{GS} = 0 \text{ V}$ | | 10 | 100 | μΑ |
| I _{GSS} | Gate-to-Source Forward Leakage | $V_{GS} = 5 V$ | | 0.1 | 1 | mA |
| | Gate-to-Source Reverse Leakage | $V_{GS} = -4 V$ | | 10 | 100 | μΑ |
| $V_{GS(TH)}$ | Gate Threshold Voltage | $V_{DS} = V_{GS}$, $I_{D} = 0.8 \text{ mA}$ | 0.8 | 1.5 | 2.5 | ٧ |
| $R_{DS(on)}$ | Drain-Source On Resistance | $V_{GS} = 5 \text{ V}, I_D = 0.1 \text{ A}$ | | 400 | 550 | mΩ |
| V_{SD} | Source-Drain Forward Voltage | $I_S = 0.3 \text{ A}, V_{GS} = 0 \text{ V}$ | | 2.5 | | V |

All measurements were done with substrate shorted to source.

| Thermal Characteristics | | | | |
|-------------------------|--|-----|------|--|
| | | TYP | UNIT | |
| $R_{\theta JC}$ | Thermal Resistance, Junction to Case | 14 | °C/W | |
| $R_{\theta JB}$ | Thermal Resistance, Junction to Board | 79 | °C/W | |
| $R_{\theta JA}$ | Thermal Resistance, Junction to Ambient (Note 1) | 100 | °C/W | |

Note 1: $R_{\text{\tiny BJA}}$ is determined with the device mounted on one square inch of copper pad, single layer 2 oz copper on FR4 board. $See http://epc-co.com/epc/documents/product-training/Appnote_Thermal_Performance_of_eGaN_FETs.pdf for details.$ eGaN® FET DATASHEET EPC2037

| | Dynamic Characteristics (T _J = 25°C unless otherwise stated) | | | | | |
|----------------------|--|--|-----|-----|-----|------|
| PARAMETER | | TEST CONDITIONS | MIN | ТҮР | MAX | UNIT |
| C _{ISS} | Input Capacitance | | | 14 | 17 | |
| C_{RSS} | Reverse Transfer Capacitance | $V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$ | | 0.1 | | |
| Coss | Output Capacitance | | | 6.5 | 10 | рF |
| C _{OSS(ER)} | Effective Output Capacitance, Energy Related (Note 2) | $V_{DS} = 0 \text{ to } 50 \text{ V}, V_{GS} = 0 \text{ V}$ | | 9.5 | | |
| C _{OSS(TR)} | Effective Output Capacitance, Time Related (Note 3) | $v_{DS} = 0.0030 \text{ v}, v_{GS} = 0.0$ | | 12 | | |
| R_{G} | Gate Resistance | | | 0.5 | | Ω |
| Q_{G} | Total Gate Charge | $V_{DS} = 50 \text{ V}, V_{GS} = 5 \text{ V}, I_{D} = 0.1 \text{ A}$ | | 115 | 145 | |
| Q_{GS} | Gate to Source Charge | | | 32 | | |
| Q_{GD} | Gate to Drain Charge | $V_{DS} = 50 \text{ V}, I_{D} = 0.1 \text{ A}$ | | 25 | | nC |
| Q _{G(TH)} | Gate Charge at Threshold | | | 24 | | рC |
| Qoss | Output Charge | $V_{DS} = 50 \text{ V}, V_{GS} = 0 \text{ V}$ | | 600 | 900 | |
| Q_{RR} | Source-Drain Recovery Charge | | | 0 | | |

Note 2: $C_{OSS(RR)}$ is a fixed capacitance that gives the same stored energy as C_{oss} while V_{DS} is rising from 0 to 50% BV_{DSS}. Note 3: $C_{OSS(RR)}$ is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 to 50% BV_{DSS}.

Figure 1: Typical Output Characteristics at 25°C




Figure 3: $R_{DS(on)}$ vs. V_{GS} for Various Drain Currents




Figure 2: Transfer Characteristics





Figure 4: $R_{DS(on)}$ vs. V_{GS} for Various Temperatures



EPC - EFFICIENT POWER CONVERSION CORPORATION | WWW.EPC-CO.COM | COPYRIGHT 2018

eGan® FET DATASHEET EPC2037

Figure 5a: Capacitance (Linear Scale)




Figure 5b: Capacitance (Log Scale)




Figure 6: Gate Charge




Figure 7: Reverse Drain-Source Characteristics




Figure 8: Normalized On-State Resistance vs. Temperature





Figure 9: Normalized Threshold Voltage vs. Temperature



eGaN® FET DATASHEET EPC2037

Figure 10: Safe Operating Area

10

10

10

10

10

10

10

10

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100

100


100

100

100

10


Figure 11: Transient Thermal Response Curves



Junction-to-Board Duty Cycle: Z_{0.18}, Normalized Thermal Impedance 0.5 0.1 0.1 0.05 0.02 0.01 0.01 0.001 Notes: Duty Factor: $D = t_1/t_2$ $Peak T_J = P_{DM} x Z_{\theta JB} x R_{\theta JB} + T_B$ Single Pulse 0.0001 10-4 . 10⁻⁵ t_p, Rectangular Pulse Duration, seconds

eGaN® FET DATASHEET EPC2037

TAPE AND REEL CONFIGURATION




| | EPC2037 (note 1) | | |
|----------------|------------------|------|------|
| Dimension (mm) | target | min | max |
| а | 8.00 | 7.90 | 8.30 |
| b | 1.75 | 1.65 | 1.85 |
| c (see note) | 3.50 | 3.45 | 3.55 |
| d | 4.00 | 3.90 | 4.10 |
| е | 4.00 | 3.90 | 4.10 |
| f (see note) | 2.00 | 1.95 | 2.05 |
| g | 1.5 | 1.5 | 1.6 |

Note 1: MSL 1 (moisture sensitivity level 1) classified according to IPC/JEDEC industry standard. Note 2: Pocket position is relative to the sprocket hole measured as true position of the pocket,

solder bar side down (face side down)

DIE MARKINGS




| Part Number | Laser Markings | | |
|----------------|--------------------------|---------------------------------|--|
| | Part # Marking Line 1 | Lot_Date Code Marking line 2 | |
| EPC2037 | AC | YYY | |

not the pocket hole.

eGaN® FET DATASHEET **EPC2037**

DIE OUTLINE


Solder Bump View



| Pads 1 is Gate; |
|----------------------|
| Pad 3 is Drain; |
| Pads 2, 4 are Source |


| DIM | MIN | Nominal | MAX |
|-----|-----|---------|-----|
| Α | 870 | 900 | 930 |
| В | 870 | 900 | 930 |
| C | 450 | 450 | 450 |
| d | 450 | 450 | 450 |
| e | 210 | 225 | 240 |
| f | 210 | 225 | 240 |
| q | 187 | 208 | 229 |

Side View



RECOMMENDED LAND PATTERN

(measurements in μ m)



The land pattern is solder mask defined Solder mask is 10 µm smaller per side than bump


Pads 1 is Gate;

Pad 3 is Drain;

Pads 2, 4 are Source

RECOMMENDED STENCIL DRAWING

(measurements in μ m)



Recommended stencil should be 4mil (100 µm) thick, must be laser cut, openings per drawing.

Intended for use with SAC305 Type 4 solder, reference 88.5% metals content.

Additional assembly resources available at

http://epc-co.com/epc/DesignSupport/AssemblyBasics.aspx

Efficient Power Conversion Corporation (EPC) reserves the right to make changes without further notice to any products herein to improve reliability, function or design. EPC does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under its patent rights, nor the rights of others.

eGaN® is a registered trademark of Efficient Power Conversion Corporation.

EPC Patent Listing: epc-co.com/epc/AboutEPC/Patents.aspx

Information subject to change without notice. Revised May, 2018