

Is Now Part of



ON Semiconductor®

To learn more about ON Semiconductor, please visit our website at www.onsemi.com

Please note: As part of the Fairchild Semiconductor integration, some of the Fairchild orderable part numbers will need to change in order to meet ON Semiconductor's system requirements. Since the ON Semiconductor product management systems do not have the ability to manage part nomenclature that utilizes an underscore (_), the underscore (_) in the Fairchild part numbers will be changed to a dash (-). This document may contain device numbers with an underscore (_). Please check the ON Semiconductor website to verify the updated device numbers. The most current and up-to-date ordering information can be found at www.onsemi.com. Please email any questions regarding the system integration to Fairchild guestions@onsemi.com.

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any EDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer



April 2016

FPF34891 / FPF34892 SIDO Over-Voltage Protection Load Switch

Features

- Single Input Dual Output (SIDO) Switch
 - V_{BUS} to V_{OUT} Path
 - V_{BUS} to BAT Path
- Surge Protection under IEC 61000-4-5
 - V_{BUS}: ±100 V
- Input Voltage Range
 - V_{BUS}: 2.7 V ~ 13.5 V
- Max. Continuous Current Capability
 - V_{OUT} Path: 3.5 A
 BAT Path: 6 A
- Ultra Low On-Resistance
 - V_{OUT} Path: Typ. 28 mΩ
 - BAT Path: Typ. 33 mΩ
- Selectable OVLO for Vout Path
- Programmable OVLO for V_{BAT}
- Over-Voltage Protection (OVP)
 - V_{OUT} Path: 13.9 V ± 400 mV (FPF34891)
 - V_{OUT} Path: 10.4 V ± 300 mV (FPF34892)
 - V_{OUT} Path: 5.8 V ± 200 mV (OVSEL = GND)
 - BAT Path: 5.8 V ± 200 mV
- Active LOW Control for V_{BUS} to V_{OUT} Path
- Active HIGH Control for V_{BUS} to BAT Path
- CMOS Output PowerGOOD for VBUS to BAT Path
- RCB for VBUS to BAT Path
- Over-Temperature Protection (OTP)

Description

The FPF3489x features a Single Input Dual Output (SIDO) power switch, which offers surge protection and Over-Voltage Protection (OVP), to protect downstream components and enhancing overall system robustness.

Channel one (V_{BUS} to V_{OUT}) is an active-low, 28 V/3.5 A rated, power MOSFET switch with an internal clamp supporting ± 100 V surge protection, fixed OVP at 5.8V when OVSEL is tied to GND or 13.9V (FPF34891) / 10.4V (FPF34892) when OVSEL is floating.

Channel two (V_{BUS} to BAT) is an active-high, 5 V/6 A rated, power MOSFET, fixed OVP at VBUS is 5.8 V (± 200 mV) and Reverse Current Blocking (RCB) during its OFF State. OVLO at BAT can be programmed by external resistors. The Over-Voltage status will be latched and FLAG will signal the fault by pulling low. To re-start this channel from OVLO, EN2 need to be toggled from LOW to HIGH.

The FPF3489x is available in a 28-bump, 1.67 mm x 2.96 mm Wafer-Level Chip-Scale Package (WL-CSP) with 0.4 mm pitch.

Applications

- Mobile Handsets and Tablets
- Wearable Devices

Ordering Information

Part Number	Operating Temperature Range	Top Mark	Package	Packing Method
FPF34891UCX	40°C to +05°C	VF	29 Poll O 4 mm Ditab WI CCD	Tono 9 Dool
FPF34892UCX	-40°C to +85°C	VG	28-Ball, 0.4 mm Pitch WLCSP	Tape & Reel

Application Diagram




Figure 1. Typical Application

Block Diagram





Figure 2. Functional Block Diagram

Pin Configuration








Figure 4. Pin Configuration (Bottom View)

Pin Definitions

Name	Bump	Туре	Description		
VBUS	B3, C2, C3, C4, D2, D3, D4, E2, E3, E4, F2, F3, F4		Power Switch Input and Device Supply		
VOUT	B1, B2, C1	Output	Power Switch Output to Load		
BAT	D1, E1, F1, G1	Output	Power Switch Output to Battery		
OVBAT	A3	Input	Over-Voltage Lockout on BAT Adjustment Pin		
EN2	B4	Input	Active HIGH. Channel 2, VBUS to BAT path only. Internal pull-down resistor of 1 $M\Omega$ is included.		
EN1	A4	Input	Active LOW. Channel 1, VBUS to VOUT path only. Internal pull-down resistor of 1 $M\Omega$ is included.		
OVSEL	A2	Input	OVSEL Floating, OVP 13.9 V (FPF34891) or 10.4 V (FPF34892); OVSEL = GND, OVP 5.8V.		
FLAG	A1	Output	Active HIGH PowerGOOD output for VBUS to BAT path. CMOS output requiring no external bias. HIGH: VBUS to BAT path is ON and in normal state. LOW: VBUS to BAT path is OFF due to EN2=LOW, UVLO, OVL thermal shutdown or device shutdown		
GND	G2, G3, G4	GND	Ground		

Absolute Maximum Ratings

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameters			Max.	Unit
VBUS	VBUS to GND & VBUS to VOUT = GND or Float			28	V
VOUT	VOUT to GND		-0.3	V _{BUS} +0.3	V
BAT	BAT to GND		-0.3	6.0	V
OVBAT	OVBAT to GND			6	V
V _{EN(n)_OVSEL_FLAG}	EN(n), OVSEL or FLAG to GN	D		6	V
	Continuous VBUS to VOUT Cu	urrent		3.5	Α
I _{IN_VBUS_VOUT}	Peak VBUS to VOUT Current ((5 ms)		7	Α
	Continuous VBUS to BAT Curr		6	Α	
In_vbus_bat	Peak VBUS to BAT Current (5		12	Α	
t _{PD}	Total Power Dissipation at T _A =		2.27	W	
T _{STG}	Storage Junction Temperature			+150	°C
TJ	Operating Junction Temperature			+150	Ç
T∟	Lead Temperature (Soldering, 10 Seconds)			+260	°C
Θ_{JA}	Thermal Resistance, Junction-to-Ambient (1in. ² pad of 2 oz. copper)			55 ⁽²⁾	°C/W
	Electrostatic Discharge Capability	Human Body Model, ANSI/ESDA/JEDEC JS-001	2		
ESD		Charged Device Model, JESD22-C101	1		kV
	IEC61000-4-2 System Level	Air Discharge	15		
		Contact Discharge	8		
Surge	IEC 61000-4-5	V _{BUS}	±100		V

Notes:

- 1. Pulsed, 50 ms maximum non-repetitive.
- 2. Measured using 2S2P JEDEC std. PCB.

Recommended Operating Conditions

The Recommended Operating Conditions table defines the conditions for actual device operation. Recommended operating conditions are specified to ensure optimal performance to the datasheet specifications. Fairchild does not recommend exceeding them or designing to Absolute Maximum Ratings.

Symbol	Parameter		Max.	Unit
V _{BUS}	Supply Voltage	2.7	13.5	V
C _{IN} / C _{OUT}	Input and Output Capacitance		/ [μF
Сват	BAT Capacitance		\sim	μF
T _A	Operating Temperature	-40	+85	°C

Electrical Characteristics

Unless otherwise noted, VBUS = 2.7 to 13.5 V, T_A = -40 to 85°C; Typical values are at VBUS = 5 V, I_{IN} ≤ 2 A, C_{IN} = 0.1 μ F and T_A = 25°C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Basic Operat	ion		•		•	
ΙQ	Input Quiescent Current	VBUS = 5 V, EN1= EN2=LOW		145	215	μА
	OVI O Supply Current	VBUS = 15 V, VOUT = 0 V, EN1=EN2=LOW		190	290	μΑ
I _{IN_Q}	OVLO Supply Current	VBUS = 5.5 V, BAT = 0 V, EN1=EN2=HIGH		150	210	μΑ
V _{BUS_CLAMP}	Input Clamping Voltage	I _{IN} =10 mA		35		V
V	Under-Voltage Trip Level	VBUS Rising, T _A = -40 to 85°C		2.5	2.65	V
V_{BUS_UVLO}	Onder-voltage Trip Level	VBUS Falling, T _A = -40 to 85°C	2.20	2.35	2.50	V
T _{SDN}	Thermal Shutdown ⁽³⁾			150		°C
T _{SDN_HYS}	Thermal Shutdown Hysteresis ⁽³⁾			20		°C
VBUS to VOL	JT Switch (Channel 1)			1		,
/		VBUS Rising (FPF34891)	13.5	13.9	14.3	- - V
	Over-Voltage Trip Level (OVSEL Floating)	VBUS Falling (FPF34891)		13.6	b	
V _{CH1_OVP}		VBUS Rising (FPF34892)	10.0	10.4	10.8	
V CHI_OVP		VBUS Falling (FPF34892)		10.1		
	Over-Voltage Trip Level (OVSEL = GND)	VBUS Rising	5.6	5.8	6.0	
		VBUS Falling		5.65		
Р	On-Resistance	VBUS = 5 V, I _{OUT} = 1 A, T _A = 25°C		28	39	mΩ
R _{ON_VOUT} On-Resistance		VBUS = 12 V, I _{OUT} = 1 A, T _A = 25°C		28	39	mΩ
t _{DEB_VOUT}	Debounce Time	Time from $V_{BUS_UVLO} < VBUS < V_{BUS_OVLO}$ to $VOUT = 0.1 \times VBUS$	A	15		ms
t _{ON_VOUT}	Switch Turn-On Time	R_L = 100 Ω , C_L = 10 μ F, VOUT from 0.1 × VBUS to 0.9 × VBUS	1	2		ms
t _{OFF_VOUT}	Switch Turn-Off Time ⁽³⁾	$R_L = 100 \Omega$, No C_L , VBUS > V_{OUT_OVLO} to $V_{OUT} = 0.9 \times VBUS$			150	ns
VBUS to BAT	Switch (Channel 2)			,		
V _{CH2_OVP}	Over-Voltage Trip Level for VBUS monitor	VBUS Rising, T _A = -40 to 85°C	5.6	5.8	6.0	V
V CH2_OVP		VBUS Falling, T _A = -40 to 85°C		5.65		V
Vovuo Tu	BAT OVP set Threshold	OVBAT = 0V to V _{OVLO} , T _A = 0 to 85°C	1.145	1.155	1.165	V
V_{OVLO_TH}		OVBAT = 0V to V_{OVLO} , $T_A = -40$ to 85° C	1.140	1.155	1.165	V
R _{ON_BAT}	On-Resistance	VBUS = 3 V, I _{OUT} = 1 A, T _A = 25°C		33	40	mΩ
I _{RCB}	Reverse Current	VBUS = 0 V, BAT = 4.4 V			1	μΑ
t _{DEB_BAT}	Debounce Time	Time from $V_{BUS_UVLO} < VBUS < V_{BUS_OVLO}$ to BAT = 0.1 x VBUS		15		ms
t _{BAT_START}	Soft-Start Time	Time from VBUS = V_{BUS_UVLO} to 0.1 × FLAG		30		ms
t _{ON_BAT}	Switch Turn-On Time	R_L = 100 Ω , C_L = 10 μ F, VOUT from 0.1 × VBUS to 0.9 × VBUS		2.5		ms

Electrical Characteristics

Unless otherwise noted, VBUS = 2.7 to 13.5 V, T_A = -40 to 85°C; Typical values are at VBUS = 5 V, I_{IN} ≤ 2 A, C_{IN} = 0.1 μ F and T_A = 25°C.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
t _{OFF_BAT}	Switch Turn-Off Time ⁽³⁾	$R_L = 100 \ \Omega$, No C_L , VBUS > V_{BAT_OVBAT} to BAT = 0.9 x VBUS			150	ns
Digital Signal	s					
V _{OH}	FLAG Output HIGH Voltage	VBUS = 5 V, EN2 = LOW	1.6	1.8	2.0	V
VoL	FLAG Output LOW Voltage	VBUS = 5 V, EN2 = HIGH			0.5	V
R _{PD_EN(n)}	Internal Pull-Down Resistor at EN1 and EN2			1		МΩ
R _{PU_OVSEL}	Internal Pull-Up Resistor at OVSEL			1		МΩ
VIH_EN(n)_OVSEL	Logic Enable HIGH Voltage	VBUS Operating Range	1.2			٧
VIL_EN(n) _OVSEL	Logic Enable LOW Voltage	VBUS Operating Range			0.5	V
I _{OVSEL_EN(n)_LEAK}	OVSEL and EN(n) Leakage Current	VBUS = 5 V, VOUT, BAT = Floating		5	7	μA

Note:

3. Guaranteed by characterization and design.

Timing Diagrams

VBUS to VOUT Path




Figure 5. Timing for VBUS to VOUT Power Up/Down and Normal Operation




Figure 6. Timing for VBUS to VOUT OVLO Operation (EN1=LOW)

VBUS to BAT Path




Figure 7. Timing for VBUS to BAT Power Up/Down and Normal Operation

Timing Diagrams (Continued)




Figure 8. Timing for VBUS to BAT OVLO Operation (EN2=HIGH)




Figure 9. Timing for Overall ON/OFF Operation

Operation and Application Description

Input Capacitor

To limit the voltage drop on the input supply caused by transient inrush current when the switches turns, a capacitor must be placed in between the VBUS and GND pins. A high-value capacitor on $C_{\rm IN}$ can be used to reduce the voltage drop in high-current applications.

Under-Voltage Lockout (UVLO)

The under-voltage lockout turns the switches off if the input voltage drops below the lockout threshold. With the enable pins, EN1 & EN2, active, the input voltage rising above the UVLO threshold releases the lockout and enables the switches.

Thermal Shutdown

The thermal shutdown protects the die from internally or externally generated excessive temperature. During an over-temperature condition, the switch is turned off. The switch automatically turns on again if the temperature of the die drops below the threshold temperature.

FLAG Reporting

To indicate the status of channel 2, push-pull output FLAG signal high (typical 1.8V) when channel 2 is turned on. FLAG will output low when channel 2 is turned off.

Over-Voltage Lockout

To protect the system, FPF3489x provide multi level over voltage protection.

For channel 1 (VBUS to VOUT), 3 different levels can be chosen. When OVSEL is tied to GND, OVP will be triggered once VBUS voltage is higher than typical 5.8V. With OVSEL floating, OVP will be triggered when VBUS voltage is higher than typical 13.9V (FPF34891) or 10.4V (FPF34892). FLAG voltage will output low until the over voltage condition disappears.

For channel 2 (VBUS to BAT), both VBUS and BAT voltage will be monitored. Once VBUS voltage is higher than typical 5.8V, channel 2 will be turned off and output low at FLAG pin until VBUS drop below 5.65V (typical). Once BAT voltage is higher than pre-set value (set by external resistors), channel 2 will be turned off and output low at FLAG pin. This status will be latched even after BAT voltage drop to lower than OVP value. To re-active the switch, EN2 need to be toggled.

The OVLO level on BAT can be pre-set by connecting external resistor ladder to the OVBAT pin. Equation (1) can produce the desired trip voltage and resistor values.


$$V_{BAT_OVLO} = V_{OVLO_TH} \times [1 + R1/R2] \tag{1}$$


Recommended minimum R1 = 1 $M\Omega$ to reduce leakage and screen unexpected glitch.

The following information applies to the WL-CSP package dimensions on the next page:

Product-Specific Dimensions

D	E	Х	Υ
2960 μm ±30 μm	1670 μm ±30 μm	235 μm ±18 μm	280 μm ±18 μm





NOTES

- A. NO JEDEC REGISTRATION APPLIES.
- B. DIMENSIONS ARE IN MILLIMETERS.
- C. DIMENSIONS AND TOLERANCE
 - PER ASMEY14.5M, 2009.
- D DATUM C IS DEFINED BY THE SPHERICAL CROWNS OF THE BALLS.
- E. PACKAGE NOMINAL HEIGHT IS
 - 574 ± 38 MICRONS (536-612 MICRONS).
- F. FOR DIMENSIONS D, E, X, AND Y SEE PRODUCT DATASHEET.
- G. DRAWING FILENAME: MKT-UC028AB REV1.



ON Semiconductor and in are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdt/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and exp

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor 19521 E. 32nd Pkwy, Aurora, Colorado 80011 USA Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800-282-9855 Toll Free USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5817-1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative