# **Errata sheet** LPC54018JxM\_LPC54S018JxM Errata sheet LPC54018JxM\_LPC54S018JxM Rev. 1.2 – 3 May 2021 Errata sheet

Errata sheet

#### **Document information**

Info	Content	
Keywords	LPC54018J2MET180, LPC54018J4MET180, LPC54S018J2MET180, LPC54S018J4MET180	
Abstract	LPC54018JxM and LPC54S018JxM errata	



Errata sheet LPC54018JxM\_LPC54S018JxM

#### **Revision history**

Rev	Date	Description
v.1.2	20210503	Added USB.4 errata
		Added USB.5 errata
v.1.1	20210217	Added USB.3 errata
v.1	20190127	Initial version

### **Contact information**

For more information, please visit: http://www.nxp.com

For sales office addresses, please send an email to: salesaddresses@nxp.com

LPC54018JxM\_LPC54S018JxM

Errata sheet

#### Errata sheet LPC54018JxM\_LPC54S018JxM

### 1. Product identification

The LPC54018JxM\_LPC54S018JxM TFBGA180 package have the following top-side marking:

- First line: LPC54018JxM\_LPC54S018JxM
- Second line: ET180
- Third line: xxxxxxxxxx
- Fourth line: xxxyywwx[R]x
  - yyww: Date code with yy = year and ww = week.
  - xR = boot code version and device revision.

#### Table 1. Device revision table

Revision identifier (R)	Revision description		
1B	Initial device revision with Boot ROM version 21.1		

Errata sheet LPC54018JxM\_LPC54S018JxM

### 2. Errata overview

Table 2. Functional problems table			
Functional problems	Short description	Revision identifier	Detailed description
USB.2	In USB full-speed device mode, the ROOT2 endpoint test fails.	1B	Section 3.1
ADC.1	High current consumption in reduced low power modes when using ADC.	1B	Section 3.2
SHA.1	Using MEMCTRL after DIGEST Ready to include more blocks via Mastering does not clear DIGEST bit.	1B	Section 3.3
USB.3	In USB high-speed device mode, device writes extra byte(s) to the buffer if the NBytes is not multiple of 8 for OUT transfer.	1B	Section 3.4
USB.4	In USB high-speed device mode, when device isochronous IN endpoint sends a packet of MaxPacketSize of 1024 bytes in response to IN token from host, the isochronous IN endpoint interrupt is not set and the endpoint command/status list entry for the isochronous IN endpoint is not updated.	1B	Section 3.5
USB.5	In USB high-speed host mode, only one transaction per micro-frame is allowed for isochronous IN endpoints.	1B	Section 3.6

#### Table 3. AC/DC deviations table

AC/DC deviations	Short description	Revision identifier	Detailed description
n/a	n/a	n/a	n/a

#### Table 4. Errata notes

Note	Short description	Revision identifier	Detailed description
n/a	n/a	n/a	n/a

### 3. Functional problems detail

#### 3.1 USB.2: In USB full-speed device mode, the ROOT2 endpoint test fails

#### Introduction:

The LPC540xx/LPC54S0xx includes a USB full speed interface (USB0) that can operate in device mode at full speed. It supports 10 physical (5 logical) endpoints including control endpoints. The device should not respond to those endpoints which are not supported.

#### Problem:

The device NAKed the OUT token addressed to an endpoint that is not present on the device causing the ROOT2 endpoint test to fail.

#### Work-around:

There is no work-around.

# 3.2 ADC.1: High current consumption in reduced low power modes when using ADC.

#### Introduction:

The 12-bit ADC controller is available on all LPC540xx/LPC54S0xx parts. The ADC can measure the voltage on any of the input signals on the analog input channel. For accurate voltage readings, the digital pin function on the ADC input channel must be disabled by writing a 0 to the DIGIMODE bit in the related IOCON register. This enables the analog mode functionality on the ADC input channel.

#### **Problem:**

For applications using the ADC, the current consumption could be higher than expected in reduced power modes (deep-sleep and deep power-down modes) or when the ADC is disabled using the PDRUNCFG register.

#### Work-around:

To prevent high current consumption, use the following steps in the software:

- Following a chip reset, all 12 ADC input channels (ADC0\_0 to ADC0\_11) should be in Digital Mode (DIGIMODE = 1) in the related IOCON registers until the configuration of the ADC block is complete. See the Basic Configuration section in the LPC540xx/LPC54S0xx 12-bit ADC controller (ADC) chapter of the LPC540xx/LPC54S0xx User Manual.
- After configuring the ADC, change only those pins that are used as ADC input channels to Analog Mode (DIGIMODE = 0) in the related IOCON registers before starting ADC conversions.
- Before entering any reduced power mode (deep-sleep and deep power-down) or before powering down the ADC block (by writing to the PDEN\_ADC0 bit in the PDRUNCFG register), the ADC input channel(s) must be changed back to Digital Mode.
- After waking up from the reduced power mode or when re-enabling the ADC block (PDEN\_ADC0 bit in the PDRUNCFG), the software must follow step 2 before starting ADC conversions.

Errata sheet LPC54018JxM\_LPC54S018JxM

# 3.3 SHA.1: Using MEMCTRL after DIGEST Ready to include more blocks via Mastering does not clear DIGEST bit.

#### Introduction:

The LPC540xx/LPC54S0xx includes a SHA hash block to compute SHA1 and SHA2-256 hash digests on flash images or messages in RAM. For maximum performance and ease of use, the hash block includes a master on the internal buses of the chip to read multiple blocks of memory while hashing, without involvement of the processor. This mastering model permits hashing up to 128 K bytes of memory (Flash, RAM, or SPI Flash).

#### **Problem:**

If the application uses the mastering on up to 128 K bytes and then uses it for additional blocks (without starting new), the DIGEST (digest ready) status does not clear when starting the next sequence via mastering. If the processor or DMA is used for the additional blocks, the DIGEST status is cleared.

#### Work-around:

If the purpose for the additional block(s) is to hash the last block (with padding and length), then the processor or DMA may be used to write the 16 words via INDATA, and the DIGEST status will clear when the 1st word is written.

If the purpose for additional blocks is to do a large number of blocks (for example, after doing 128 K, another 64 K is to be hashed), then the 1st block may be started by the processor (that is, the processor writes the 16 words to INDATA) followed by configuring MEMADDR and MEMCTRL for the remaining blocks. The MEMCTRL should be written within 64 cycles of writing the last word to INDATA to ensure DIGEST is 0.

# 3.4 USB.3: In USB high-speed device mode, device writes extra byte(s) to the buffer if the NBytes is not multiple of 8 for OUT transfer

#### Introduction:

The LPC540xx/LPC54S0xx device family include a USB high-speed interface (USB1) that can operate in device mode at high-speed. The NBytes value represents the number of bytes that can be received in the buffer.

#### **Problem:**

The LPC540xx/LPC54S0xx USB device controller writes extra bytes to the receive data buffer if the size of the transfer is not a multiple of 8 bytes since the USB device controller always writes 8 bytes. For example, if the transfer length is 1 bytes, 7 extra bytes will be written to the receive data buffer. If the transfer length is 7 bytes, 1 extra bytes will be written to the receive data buffer.

#### Work-around:

Reserve an additional, intermediary buffer along with the buffer used by the application for USB data. After the USB data transfer into the intermediary buffer has been completed, use memcpy to move the data from the intermediary buffer into the application buffer, skipping the extraneous extra byte. This software work-around is implemented on the SDK software platform.

3.5 USB.4: In USB high-speed device mode, when device isochronous IN endpoint sends a packet of MaxPacketSize of 1024 bytes in response to IN token from host, the isochronous IN endpoint interrupt is not set and the endpoint command/status list entry for the isochronous IN endpoint is not updated

#### Introduction:

The LPC540xx/LPC54S0xx device family include a USB high-speed interface (USB1) that can operate in device mode at high-speed. The isochronous IN endpoint supports a MaxPacketSize of 1024 bytes.

#### **Problem:**

When device isochronous IN endpoint sends a packet of MaxPacketSize of 1024 bytes in response to IN token from host, the isochronous IN endpoint interrupt is not set and the endpoint command/status list entry for the isochronous IN endpoint is not updated.

#### Work-around:

Restrict the isochronous IN endpoint MaxPacketSize to 1023 bytes in device descriptor.

# 3.6 USB.5: In USB high-speed host mode, only one transaction per micro-frame is allowed for isochronous IN endpoints

#### Introduction:

The LPC540xx/LPC54S0xx device family include a USB high-speed interface which can operate in host mode. Up to three high-speed transactions are allowed in a single micro-frame to support high-bandwidth endpoints. This mode is enabled by setting the Mult (Multiple) field in the Proprietary Transfer Descriptor (PTD) and is used to indicate to the host controller the number of transactions that should be executed per micro-frame. The allowed bit settings are:

00b Reserved. A zero in this field yields undefined results.

01b One transaction to be issued for this endpoint per micro-frame.

10b Two transactions to be issued for this endpoint per micro-frame.

11b Three transactions to be issued for this endpoint per micro-frame.

#### **Problem:**

For High-bandwidth mode, using multiple packets (MULT = 10b or 11b) in a frame causes unreliable operation. Only one transaction (MULT = 01b) can be issued per micro-frame.

#### Work-around:

There is no software workaround. Only one transaction can be issued per micro-frame.

Errata sheet LPC54018JxM\_LPC54S018JxM

### 4. AC/DC deviations detail

No known errata.

### 5. Errata notes

No known errata.

LPC54018JxM\_LPC54S018JxM

#### Errata sheet LPC54018JxM\_LPC54S018JxM

### 6. Contents

Product identification 3
Errata overview 4
Functional problems detail 5
USB.2: In USB full-speed device mode, the
ROOT2 endpoint test fails 5
ADC.1: High current consumption in reduced low
power modes when using ADC 5
SHA.1: Using MEMCTRL after DIGEST Ready to
include more blocks via Mastering does not clear
DIGEST bit
USB.3: In USB high-speed device mode, device
writes extra byte(s) to the buffer if the NBytes is
not multiple of 8 for OUT transfer
device isochronous IN endpoint sends a packet of
MaxPacketSize of 1024 bytes in response to IN
token from host, the isochronous IN endpoint
interrupt is not set and the endpoint
command/status list entry for the isochronous IN
endpoint is not updated
USB.5: In USB high-speed host mode, only one
transaction per micro-frame is allowed for
isochronous IN endpoints 7
AC/DC deviations detail 8
Errata notes 8
Contents 10

How To Reach Us

Home Page:

nxp.com

Web Support:

nxp.com/support

Limited warranty and liability — Information in this document is provided solely to enable system and software implementers to use NXP products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. NXP reserves the right to make changes without further notice to any products herein.

NXP makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does NXP assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in NXP data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. NXP does not convey any license under its patent rights nor the rights of others. NXP sells products pursuant to standard terms and conditions of sale, which can be found at the following address: nxp.com/SalesTermsandConditions.

**Right to make changes** - NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Security — Customer understands that all NXP products may be subject to unidentified or documented vulnerabilities. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately. Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP, the NXP logo, NXP SECURE CONNECTIONS FOR A SMARTER WORLD, COOLFLUX, EMBRACE, GREENCHIP, HITAG, ICODE, JCOP, LIFE, VIBES, MIFARE, MIFARE CLASSIC, MIFARE DESFire, MIFARE PLUS, MIFARE FLEX, MANTIS, MIFARE ULTRALIGHT, MIFARE4MOBILE, MIGLO, NTAG, ROADLINK, SMARTLX, SMARTMX, STARPLUG, TOPFET, TRENCHMOS, UCODE, Freescale, the Freescale logo, AltiVec, CodeWarrior, ColdFire, ColdFire+, the Energy Efficient Solutions logo, Kinetis, Layerscape, MagniV, mobileGT, PEG, PowerQUICC, Processor Expert, QorIQ, QorIQ Qonverge, SafeAssure, the SafeAssure logo, StarCore, Symphony, VortiQa, Vybrid, Airfast, BeeKit, BeeStack, CoreNet, Flexis, MXC, Platform in a Package, QUICC Engine, Tower, TurboLink, EdgeScale, EdgeLock, eIQ, and Immersive3D are trademarks of NXP B.V. All other product or service names are the property of their respective owners. AMBA, Arm, Arm7, Arm7TDMI, Arm9, Arm11, Artisan, big.LITTLE, Cordio, CoreLink, CoreSight, Cortex, DesignStart, DynamIQ, Jazelle, Keil, Mali, Mbed, Mbed Enabled, NEON, POP, RealView, SecurCore, Socrates, Thumb, TrustZone, ULINK, ULINK2, ULINK-ME, ULINK-PLUS, ULINKpro, µVision, Versatile are trademarks or registered trademarks of Arm Limited (or its subsidiaries) in the US and/or elsewhere. The related technology may be protected by any or all of patents, copyrights, designs and trade secrets. All rights reserved. Oracle and Java are registered trademarks of Oracle and/or its affiliates. The Power Architecture and Power.org word marks and the Power and Power.org logos and related marks are trademarks

Table continues on the next page ...

and service marks licensed by Power.org. M, M Mobileye and other Mobileye trademarks or logos appearing herein are trademarks of Mobileye Vision Technologies Ltd. in the United States, the EU and/or other jurisdictions.

©NXP B.V. 2019-2021.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 3 May 2021 Document identifier:LPC54018JxM\_LPC54S018JxM

