



Note: Recommend using an approximately 0.01 uF bypass capacitor between PIN 6 and 3.




Recommended Land Pattern for LVPECL, LVDS, HCSL

Pin	Function
1	Tri-state
2	NC
3	GND
4	Output
5	NC (CMOS) Output (LVPECL, LVDS, HCSL)
6	Vdd



Recommended Land Pattern FOR CMOS



UNLESS OTHERWISE SPECIFIED: DIMENSIONS ARE IN INCH(MM) SURFACE FINISH: TOLERANCES: LINEAR: ANGULAR:				FINISH:	DEBUR AND BREAK SHARP EDGES	DO NOT SCALE DRAWING	REVISION
NAME	SIGNATURE	DATE				 30332 Esperanza, Rancho Santa margarita, California 92688	
DRAWN	SAAZVAT					TITLE: OSCILLATOR	
CHK'D	XXXXXX					DWG NO. ASEMP	
APPV'D						A3	
MFG						SCALE:10:1	
Q.A						SHEET 1 OF 1	