EVALUATION KIT AVAILABLE



Complete 450MHz Quadrature Transmitter

General Description

The MAX2370 integrated quadrature transmitter is designed for 450MHz applications. The device takes a differential I/Q baseband input and converts it up to intermediate frequency (IF) through a quadrature modulator and IF variable-gain amplifier (VGA). The signal is then routed to an external IF filter and upconverted to RF through an image-reject mixer and RF VGA. The signal is further amplified with an on-chip power amplifier (PA) driver. An IF synthesizer, an RF synthesizer, a local oscillator buffer, and an SPI™/QSPI™/MICROWIRE™-compatible, 3-wire programmable bus complete the basic functional blocks of this IC.

The MAX2370 is available in a 48-pin TQFN package with exposed paddle and is specified for the extended temperature range (-40°C to +85°C).

_Features

- 450MHz Operating Frequency
- +8dBm Output Power
 -64dBc Typical ACPR at ±885kHz Offset
 -66dBc Typical ACPR at ±1.125MHz Offset
- 100dB Power-Control Range
- Dual Synthesizer for RF and IF Local Oscillators
- SPI/QSPI/MICROWIRE-Compatible 3-Wire Interface Bus
- Single-Sideband Upconverter
- Directly Drives External Power Amplifier

iverter

Ordering Information

PART	TEMP RANGE	PIN-PACKAGE	PKG CODE
MAX2370ETM	-40°C to +85°C	48 Thin QFN-EP* (7mm x 7mm)	T4877-3
MAX2370ETM+	-40°C to +85°C	48 Thin QFN-EP* (7mm x 7mm)	T4877+3

*EP = Exposed paddle.

+Denotes lead-free package

Pin Configuration/ Functional Diagram



Industry Association.

___ Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

_____**Applications** 450MHz CDMA/WCDMA Phones

OFDM, cdma2000[®], WCDMA, NMT Wireless Data Links

SPI and QSPI are trademarks of Motorola. Inc.

MICROWIRE is a trademark of National Semiconductor Corp. cdma2000 is a registered trademark of Telecommunications

ABSOL	UTE M	AXIMUM	RATINGS

VCC, RFOUT, VCCIFCP, VCCRFCP,

V _{CCDRV} to GND0.3V to +3.	6V
DI, SCLK, CS, GC, SHDN, TXGATE, IDLE,	
LOCK to GND0.3V to (V _{CC} + 0.3	3V)
AC Input Pins (IFIN_, Q_, I_, TANK_, REF,	
RFPLL, LO) to GND1V Pe	ak
Digital Input Current (SHDN, TXGATE, IDLE,	
SCLK, DI, CS)±10r	nA

48-Pin Thin QFN (derate 38.5mW/°C	2 above +70°C)3077mW
Operating Temperature Range	40°C to +85°C
Junction Temperature	+150°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C

CAUTION! ESD SENSITIVE DEVICE

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

DC ELECTRICAL CHARACTERISTICS

 $(V_{CC} = +2.7V \text{ to } +3.3V, \overline{SHDN} = \overline{IDLE} = \overline{TXGATE} = \text{high}, V_{GC} = 2.5V, R_{BIAS} = 10k\Omega$, registers set according to Table 1, f_{REF} = 19.2MHz, no AC signals applied, T_A = -40°C to +85°C. Typical values are at V_{CC} = +3.0V, T_A = +25°C, unless otherwise noted.) (Note 1)

PARAMETER	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Supply Voltage Range	V _{CC}	2.7		3.3	V
	$V_{GC} = 0.6V$		53	79	
	$V_{GC} = 1.95V$		57	87	
	P _{RFOUT} = +5.5dBm, IFG[2:0] = 011		118		
Operating Supply Current	P _{RFOUT} = +8dBm, IFG[2:0] = 011		134		mA
	Addition for IFLO buffer		3.4	7.7	
	ĪDLĒ = low		6	10	
	TXGATE = low		5	7	
Sleep-Mode Supply Current	SHDN = 0V		0.5	20	μA
Logic-High Voltage		0.7 x V _{CC}			V
Logic-Low Voltage				0.3 x V _{CC}	V
Logic Input Current		-5		+5	μΑ
GC Input Current	$V_{GC} = 0.5V$ to 2.5V		3.3	5	μA
GC Input Current During Shutdown	$\overline{\text{SHDN}}$ = low, V _{GC} = 2.5V		7	11	μA
Lock Indicator High Voltage (Locked)	47k Ω pullup load	V _{CC} - 0.4V			V
Lock Indicator Low Voltage (Unlocked)	47kΩ pullup load			0.5	V

AC ELECTRICAL CHARACTERISTICS

(MAX2370 EV kit, $V_{CC} = +2.7V$ to +3.3V, $\overline{SHDN} = \overline{IDLE} = \overline{TXGATE} = high$, $V_{GC} = 2.5V$, $R_{BIAS} = 10k\Omega$, 50Ω system, $T_A = -40^{\circ}C$ to $+85^{\circ}C$. Typical values are at $V_{CC} = \overline{SHDN} = \overline{IDLE} = \overline{TXGATE} = \overline{CS} = 3.0V$, $f_{REF} = 19.2MHz$, LO input power = -15dBm, $f_{LO} = 575MHz$, $f_{RFOUT} = 455MHz$, $f_{IF} = 120MHz$, registers set according to Table 1, input voltage at I and Q = 130mV_{RMS} differential, cascade specifications assume 400Ω IF filter with 5dB insertion loss, $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER		CONDITIONS	MIN	ТҮР	MAX	UNITS
MODULATOR	•					
IF Frequency Range	Typically meets 300 frequency range	dB sideband suppression over this		95 to 195		MHz
I/Q Common-Mode Input Voltage	(Notes 2, 3)		1.35		V _{CC} - 1.25	V
I/Q Input Current	$V_{CM} = 1.4V$				6	μΑ
Gain-Control Range	$V_{GC} = 0.5V$ to 2.5V	$+25^{\circ}C < T_A < +85^{\circ}C$ $T_A = -40^{\circ}C$	70	87 85		dB
Gain Variation Over Temperature		T _A = -40°C to +85°C		-2.4, +3.4		dB
Carrier Suppression	$V_{GC} = 2.5V$		30	40		dB
Sideband Suppression	$V_{GC} = 2.5V$		30	40		dB
IF Output Noise at Rx Band	V _{GC} set to give -12 measured at 10MH	dBm IF output power, noise z offset (Note 4)		-138	-135	dBm/Hz
	V _{GC} set to give	$f_{OFFSET} = \pm 885 kHz$ in 30kHz BW		-66		
IF Adjacent Channel Power Ratio	-12dBm IF output	$f_{OFFSET} = \pm 1.125 MHz$ in 30kHz BW		-69		10
IS-95 Reverse Modulation	power, IFG[2:0] =	$f_{OFFSET} = \pm 1.98MHz$ in 30kHz BW		-84		dBc
	011	$f_{OFFSET} = \pm 4MHz$ in 30kHz BW		-89		
UPCONVERTER AND PREDRIVE	R					
RFOUT Frequency Range	See the <i>Typical Op</i> vs. frequency	erating Characteristics for typical gain		410 to 500		MHz
LO Frequency Range	Typically meets 300	dB image suppression over this range		530 to 695		MHz
LO and RFPLL Input Power		<u> </u>	-15	-7	0	dBm
Conversion Gain				23		dB
MPL Gain Change	MPL = 0, gain relat	ive to MPL = 1		-3.4		dB
		+25°C < TA < +85°C	30	44		
RF Gain-Control Range	$V_{GC} = 0.5V$ to 2.5V	$T_A = -40^{\circ}C$		46		dB
RF Image Suppression	At maximum output	power		-20		dBc
Rx Band Noise Power	P _{RFOUT} = +8dBm, (Note 4)	noise measured at +10MHz offset		-130	-128.5	dBm/Hz
CASCADED MODULATOR, UPC	ONVERTER, AND PI	REDRIVER				
RFOUT Output Power	Meets ACPR specif	fications (Note 4)	5.5	10		dBm
		$f_{OFFSET} = \pm 885 kHz$ in 30kHz BW		-64	-57	
	P _{OUT} = +8dBm,	$f_{OFFSET} = \pm 1.125 MHz$ in 30kHz BW		-66	-61	
	IFG[2:0] = 011	$f_{OFFSET} = \pm 1.98MHz$ in 30kHz BW		-82	-78	
Adjacent Channel Power Ratio		$f_{OFFSET} = \pm 4MHz$ in 30kHz BW		-86	-78	
Adjacent Channel Power Ratio IS-95 Reverse Modulation (Note 4)		$f_{OFFSET} = \pm 885 kHz$ in 30kHz BW		-64	-58	dBc
	$P_{OUT} = +5.5 dBm$,	$f_{OFFSET} = \pm 1.125 MHz$ in 30kHz BW		-67	-62	1
	IFG[2:0] = 011	$f_{OFFSET} = \pm 1.98$ MHz in 30kHz BW		-81	-78	1
Adjacent Channel Power Ratio IS-95 Reverse Modulation (Note 4)		$f_{OFFSET} = \pm 4$ MHz in 30kHz BW		-86	-85	1

AC ELECTRICAL CHARACTERISTICS (continued)

(MAX2370 EV kit, $V_{CC} = +2.7V$ to +3.3V, $\overline{SHDN} = \overline{IDLE} = \overline{TXGATE} = high$, $V_{GC} = 2.5V$, $R_{BIAS} = 10k\Omega$, 50Ω system, $T_A = -40^{\circ}C$ to $+85^{\circ}C$. Typical values are at $V_{CC} = \overline{SHDN} = \overline{IDLE} = \overline{TXGATE} = \overline{CS} = 3.0V$, $f_{REF} = 19.2MHz$, LO input power = -15dBm, $f_{LO} = 575MHz$, $f_{RFOUT} = 455MHz$, $f_{IF} = 120MHz$, registers set according to Table 1, input voltage at I and Q = $130mV_{RMS}$ differential, cascade specifications assume 400Ω IF filter with 5dB insertion loss, $T_A = +25^{\circ}C$, unless otherwise noted.) (Note 1)

PARAMETER	CONDITIONS	MIN	ТҮР	МАХ	UNITS
Output Power Variation Over Temperature	Relative to +25°C, $T_A = -40^{\circ}C$ to +85°C		0, -2		dB
IF PLL					
Reference Frequency		5		30	MHz
Reference Frequency Signal Level		0.1		0.6	Vp-p
IF Main-Divide Ratio		256		16,383	
IF Reference-Divide Ratio		2		2047	
VCO Operating Range			190 to 39	0	MHz
	ICP = 00	96	139	174	
Charge-Pump Source/Sink	ICP = 01	135	192	240	
Current	ICP = 10	190	278	348	μA
	ICP = 11	267	390	488	
Turbolock Boost Current	ICP = 11, ICP_MAX = 1	533	774	968	μA
Charge-Pump Source/Sink Current Matching	All values of ICP, over compliance range			6	%
IF Charge-Pump Compliance		0.5		VCCIFCP - 0.5V	V
RF PLL					
RF PLL Frequency Range	RF PLL operated at 2x LO frequency			1300	MHz
Reference Frequency		5		30	MHz
RF Main-Divide Ratio		4096		262,143	
RF Reference-Divide Ratio		2		8191	
	RCP = 00	220	325	406	
Charge-Pump Source/Sink	RCP = 01	441	650	813	
Current	RCP = 10	499	738	923	μA
	RCP = 11	717	1063	1329	
Turbolock Boost Current	(Note 5)	1152	1694	2118	μA
Charge-Pump Source/Sink Current Matching	All values of RCP, over compliance range			6	%
RF Charge-Pump Compliance		0.5	N	CCRFCP - 0.5V	V
Phase-Detector Noise Floor	RCP = 11, RCP_TURBO1 = RCP_TURBO2 = 0, 50kHz comparison frequency		-162		dBc/Hz

Note 1: Guaranteed by production test at $T_A = +25^{\circ}$ C to $+85^{\circ}$ C, design and characterization at $T_A = -40^{\circ}$ C.

Note 2: ACPR is met over the specified V_{CM} range.

Note 3: V_{CM} must be supplied by the I/Q baseband source with ±8µA current capability.

Note 4: Guaranteed by design and characterization to 6σ .

Note 5: When enabled with RCP_TURBO1 and RCP_TURBO2 (see Tables 3 and 4), the total charge-pump current is specified.

For all values of RCP, the total turbolock current is 1.63 times the corresponding nonturbo current value.



MAX2370

MAX2370 $T_A = +25^{\circ}C$, unless otherwise noted.) **RF OUTPUT POWER AND SUPPLY CURRENT IF OUTPUT POWER AND IF ACPR RF OUTPUT POWER AND RF ACPR** vs. GAIN-CONTROL VOLTAGE vs. GAIN-CONTROL VOLTAGE vs. GAIN-CONTROL VOLTAGE 20 0 20 170 RF OUTPUT POWER AND RF ACPR (dBm/dBc) dBc) 10 -10 0 150 IF OUTPUT POWER AND IF ACPR (dBm, 0 POWER POWER -20 POWFR RF OUTPUT POWER (dBm) -10 SUPPLY CURRENT (mA) -20 130 -30 -20 -40 -30 CURRENT -40 110 ACPR ±1.125MHz -40 -50 ACPR ±1.125MHz ACPR ±1.98MHz ACPR +885kHz ACPR +1.98MHz -50 -60 90 -60 ACPR ±885kHz -60 -70 -70 -80 70 -80 -80 -100 50 -90 -90 1.0 1.2 1.4 1.6 1.8 2.0 2.2 2.4 2.6 2.8 3.0 2.3 2.6 2.2 2.5 2.7 2.2 2.3 2.4 2.5 2.6 2.7 2.1 2.4 2.1 V_{GC} (V) $V_{GC}(V)$ V_{GC} (V) **RF GAIN, IMAGE SUPPRESSION, AND LO SUPPRESSION vs. FREQUENCY** NORMALIZED IF OUTPUT POWER vs. IFG[2:0] **RFOUT PORT S22** MAX2370 toc06 0 1.0 0 30 0 GAIN 0.9 -10 -2 25 -10 NORMALIZED IF OUTPUT POWER (dB) 0.8 -20 -4 MAGNITUDE 0.7 -30 SUPPRESSION (dBc) 20 -20 S22 MAGNITUDE -6 0.6 -40 IMAGE SUPPRESSION S22 PHASE (°) RF GAIN (dB) 15 0.5 -50 -30 -8 -60 0.4 -10 10 -40 -70 0.3 PHASE -12 0.2 -80 LO SUPPRESSION 5 -50 -14 01 -90 0 -60 -16 0 -100 400 410 420 430 440 450 460 470 480 490 500 1 6 400 410 420 430 440 450 460 470 480 490 500 0 2 3 4 5 7 RF FREQUENCY (MHz) IFG[2:0] (DECIMAL) FREQUENCY (MHz) **RFPLL PORT S11** LO PORT S11 **IF OUTPUT SPECTRUM** MAX2370 toc08 MAX2370 toc07 0 0 1.0 1.0 -10 $P_{OUT} = -12 dBm$ 0.9 -10 0.9 -10 -20 0.8 -20 0.8 -20 -30 0.7 -30 0.7 -30 -40 PHASE S11 MAGNITUDE MAGNITUDE S11 MAGNITUDE 0.6 -40 S11 PHASE (°) 0.6 -40 S11 PHASE (°) (dBm) -50 -50 0.5 0.5 -50 POWER (-60 0.4 -60 0.4 -60 -70 0.3 -70 0.3 -70 -80 MAGNITUDE 0.2 -80 0.2 -80 -90 ٦Ц 0.1 0.1 -90 -90 -100 PHASE 0 -100 0 -100 -110 500 520 540 560 580 600 620 640 660 680 700 1050 1100 1250 1300 1150 1200 FREQUENCY FREQUENCY (MHz) FREQUENCY (MHz) CENTER: 120MHz, SPAN: 5MHz, RBW: 30kHz MIXX/M

Typical Operating Characteristics

(MAX2370 EV kit, V_{CC} = SHDN = IDLE = TXGATE = CS = 3.0V, f_{REF} = 19.2MHz, LO input power = -15dBm, f_{LO} = 575MHz, f_{RFOUT} = 455MHz, $f_{IF} = 120MHz$, $R_{BIAS} = 10k\Omega$, $V_{GC} = 2.5V$, registers set according to Table 1, input voltage at I and $Q = 130mV_{RMS}$ differential,

5

Typical Operating Characteristics (continued)

(MAX2370 EV kit, $V_{CC_{-}} = \overline{SHDN} = \overline{IDLE} = \overline{TXGATE} = \overline{CS} = 3.0V$, $f_{REF} = 19.2MHz$, LO input power = -15dBm, $f_{LO} = 575MHz$, $f_{RFOUT} = 455MHz$, $f_{IF} = 120MHz$, $R_{BIAS} = 10k\Omega$, $V_{GC} = 2.5V$, registers set according to Table 1, input voltage at I and Q = 130mV_{RMS} differential, $T_A = +25^{\circ}C$, unless otherwise noted.)



Pin Description

PIN	NAME	FUNCTION
1	RFOUT	Transmitter RF Output. This open-collector output requires a pullup inductor to the supply voltage, which can be part of the output matching network.
2, 10, 11, 16, 17, 32–35, 43, 47	N.C.	No Connection. Leave these pins open-circuit. Some of these pins are internally connected.
3	LOCK	Open-Drain Output Indicating LOCK Status of the IF and/or the RF PLLs. Requires an external pullup resistor. Control using configuration register bits LD_MODE[1:0].
4	VCCDRV	Power Supply for the RF Driver Stage. Bypass to PC board ground with a capacitor placed as close to the pin as possible. Do not share capacitor ground vias with other ground connections.
5	ĪDLE	Digital Input. Drive to logic-high for normal operation. Logic-low on IDLE shuts down everything except the RF PLL. A small RC lowpass filter can be used to filter digital noise.
6	Vcc	Power Supply for the Upconverter Stage. Bypass to PC board ground with a capacitor placed as close to the pin as possible. Do not share capacitor ground vias with other ground connections.
7	TXGATE	Digital Input. Drive to logic-high for normal operation. Logic-low on TXGATE shuts down everything except the RF PLL, IF PLL, IF VCO. A small RC lowpass can be used to filter digital noise.
8, 9	IFIN+, IFIN-	Differential IF Inputs to the RF Upconverter. IFIN+ and IFIN- are internally biased to typically V _{CC} - 1.5V. The input impedance for this port is nominally 400Ω differential. AC-couple the output of the differential IF filter to this port. Keep the differential lines as short as possible to minimize the effects of stray pickup.
12	RBIAS	Bias Resistor Connection. Internally biased to typically 1.18V. An external resistor must be connected from RBIAS to ground to set the bias current for the upconverters and PA driver stages. The nominal resistor value is $10k\Omega$. This value can be altered to optimize the linearity of the driver stage.



Pin Description (continued)

PIN	NAME	FUNCTION
13, 14, 15	CLK, DI, CS	CMOS Inputs from the 3-Wire Serial Bus (SPI/QSPI/MICROWIRE Compatible). A small RC lowpass filter on each of these pins can be used to reduce noise on these lines.
18, 19	IFOUT-, IFOUT+	Differential IF Outputs. This port is active when IF_SEL is LOW and supports both FM and CDMA modes. IFOUT+ and IFOUT- must be inductively pulled up to V_{CC} and differentially loaded with typically 560 Ω . A 400 Ω differential IF bandpass filter is connected between this port and IFIN+/ The pullup inductors can be part of the filter structure. The differential output impedance of this port is nominally 400 Ω , including the 560 Ω external differential resistor. Keep the transmission lines from these pins as short as possible to minimize the unintentional pickup of spurious signals and noise.
20	GC	RF and IF Gain-Control Analog Input. Accepts input voltages from 0.5V (minimum gain) to 2.5V (maximum gain). When not driven, GC is internally biased to typically 1.5V. RC lowpass filter the voltage applied to this pin to remove DAC noise or PDM clock spurs.
21	Vcc	Power Supply for the IF VGA. Bypass to PC board ground with a 0.1µF capacitor placed as close to the pin as possible. Do not share capacitor ground vias with other ground connections.
22	V _{CC}	Power Supply for the I/Q Modulator. Bypass to PC board ground with a 0.1µF capacitor placed as close to the pin as possible. Do not share capacitor ground vias with other ground connections.
23, 24	Q+, Q-	Differential Q-Channel Baseband Inputs to the Modulator. Q+ and Q- connect directly to the bases of a differential pair and require a typical 1.35V to (V_{CC} - 1.5V) external common-mode bias voltage.
25, 26	l+, l-	Differential I-Channel Baseband Inputs to the Modulator. I+ and I- connect directly to the bases of a differential pair and require a typical 1.35V to (V_{CC} - 1.5V) external common-mode bias voltage.
27	SHDN	Digital Input. Drive LOW to shut down the entire IC, drive high for normal operation. A small RC lowpass filter can be used to filter digital noise.
28	V _{CC}	Power Supply for the VCO Section. Bypass to PC board ground with a 0.1µF capacitor placed as close to the pin as possible. Do not share capacitor ground vias with other ground connections.
29	IFLO	IF LO Output. Provides access to the IF VCO output and can be used to drive an external PLL. It can be disabled by logic-low on the BUF_EN control bit. IFLO is internally biased to typically 1.5V.
30, 31	TANK-, TANK+	Differential Tank Connections for the IF VCO. TANK+ and TANK- are internally biased to approximately 1.6V and must be AC-coupled to the external tank (can be DC-coupled if tank does not sink or source current).
36	REF	Reference Frequency Input. REF is internally biased to approximately 1.0V and must be AC- coupled to the reference source. This is a high-impedance port and must be externally terminated in the desired impedance.
37	VCCIFCP	Power Supply for the IF Charge Pump. This supply can be different from the system V_{CC} . Bypass to PC board ground with a minimum 0.1μ F capacitor placed as close to the pin as possible. Do not share capacitor ground vias with other ground connections.
38	IFCP	High-Impedance IF Charge-Pump Output. Connect to the tune input of the IF VCO through the IF PLL loop filter. Keep the connection from IFCP to the tune input as short as possible to prevent spurious pickup.
39	Vcc	Power Supply for Digital Circuitry. Bypass to PC board ground with a minimum 0.1μ F capacitor placed as close to the pin as possible. Do not share capacitor ground vias with other ground connections.

Pin Description (continued)

PIN	NAME	FUNCTION
40	RFCP	High-Impedance RF Charge-Pump Output. Connect to the tune input of the RF VCO through the RF PLL loop filter. Keep the connection from RFCP to the tune input as short as possible to prevent spurious pickup.
41	VCCRFCP	Power Supply for the RF Charge Pump. This supply can be different from the system V _{CC} . Bypass to PC board ground with a minimum 0.1μ F capacitor placed as close to the pin as possible. Do not share capacitor ground vias with other ground connections.
42	RFPLL	RF PLL Input. This port drives the RF PLL. RFPLL is internally biased to typically V_{CC} - 0.8V.
44	LO	RF LO Input. LO is internally biased to typically V _{CC} - 0.8V.
45, 46, 48, EP	GND	Ground Connection. Solder the exposed paddle (EP) evenly to the board's ground plane for proper operation.

_Detailed Description

The MAX2370 complete quadrature transmitter accepts differential I/Q baseband inputs with external commonmode bias. A modulator upconverts the baseband inputs to a 95MHz to 195MHz IF frequency. A gain-control voltage pin (GC) controls the gain of both the IF and RF VGAs simultaneously to achieve the best current consumption and linearity performance. The IF signal is brought off-chip for filtering, then fed to a single sideband upconverter followed by the RF VGA and PA driver. The RF upconverter requires an external VCO for operation. The IF PLL, RF PLL, and operating mode can be programmed by an SPI/QSPI/ MICROWIRE-compatible 3-wire interface.

The following sections describe each block in the *Functional Diagram*.

I/Q Modulator

Differential in-phase (I) and quadrature-phase (Q) inputs are designed to be DC-coupled and biased with the baseband output from a digital-to-analog converter (DAC). The I and Q inputs need a typical DC bias of V_{CC} / 2 and a current-drive capability of 8µA. However, common-mode voltages in the 1.35V to (V_{CC} - 1.25V) range are also acceptable. The I and Q input capacitances are typically 0.6pF to ground on each pin. The IF VCO output is fed into a divide-by-two quadrature generator block to derive quadrature LO components to drive the I/Q modulator. The output of the modulator is fed into the IF VGA.

IF VCO The IF VCO oscillates at twice the desired IF frequency. The oscillation frequency is determined by external tank components (see the *IF Tank Design* section). Typical spurious performance for the IF VCO is shown in the *Typical Operating Characteristics*.

IFLO Output Buffer

IFLO provides a buffered LO output when BUF_EN is 1. The IFLO output frequency is equal to the IF VCO frequency, and the typical output power is -12dBm. This output is intended for applications where the receive IF is the same frequency as the transmit IF.

IF/RF PLL

The IF/RF PLL uses a charge-pump output to drive external loop filters. The loop filter is typically a passive second-order lead-lag filter. Outside the filter's bandwidth, phase noise is determined by the tank components. The two components that contribute most significantly to phase noise are the inductor and varactor. Use high-Q inductors and varactors to maximize equivalent parallel resistance. The IF_TURBO_CHARGE, RCP_TURBO1, and RCP_TURBO2 bits can be set to enable turbo mode. Turbo mode provides maximum charge-pump current during frequency acquisition. Turbo mode is disabled after frequency acquisition is achieved. When turbo mode is disabled, charge-pump current returns to the programmed levels as set by the ICP and RCP bits in the CONFIG register (Table 3).

IF VGA

The IF VGA allows the IF output level to be controlled by a voltage applied to the GC pin. The 0.5V to 2.5V voltage range on GC provides a gain-control range of > 70dB, with 2.5V providing maximum gain. The differential IF output ports are optimized for the 95MHz to 195MHz frequency range. Do not allow V_{GC} to exceed V_{CC} - 0.2V as this may cause oscillations at cold temperatures.

Single-Sideband Mixer and RF VGA

The RF transmit mixer uses a single-sideband architecture to eliminate an off-chip RF filter. The RF VGA follows the single-sideband mixer and is controlled by the same GC voltage as the IF VGA to provide optimum



current consumption and linearity performance. The power-control range of the RF VGA is typically 44dB.

PA Driver

The MAX2370 includes a PA driver that is optimized for the 410MHz to 500MHz RF frequency range. The PA driver is an open-collector output and requires a pullup inductor to V_{CC}. The pullup inductor can act as a shunt element in a shunt-series matching network.

Programmable Registers

The MAX2370 includes eight programmable registers consisting of four divide registers, a configuration register, an operational control register, a current control register, and a test register. Each register consists of 24 bits. The 4 least significant bits (LSBs) are the register's address. The 20 most significant bits (MSBs) are used for register data. All registers contain some "don't care" bits. These can be either a 0 or 1 and do not affect operation (Figure 1). Data is shifted in MSB first, followed by the 4-bit address. When \overline{CS} is low, the clock is active and data is shifted with the rising edge of the clock. When CS transitions to high, the shift register is latched into the register selected by the contents of the address bits. Typical register settings for the eight registers are shown in Table 1. The dividers and control registers are programmed from the SPI/QSPI/MICROWIRE-compatible serial port.

The RFM register sets the main frequency divide ratio for the RF PLL. The RFR register sets the reference frequency divide ratio. The RF VCO frequency can be determined by the following:

RF VCO frequency = $f_{REF} \times (RFM / RFR)$

The IFM and IFR registers are similar:

IF VCO frequency = $f_{REF} \times (IFM / IFR)$

where fREF is the external reference frequency.

The operational control register (OPCTRL) controls the state of the MAX2370. See Table 2 for a description of each bit's function.

The configuration register (CONFIG) sets the configuration for the RF and IF PLL and the baseband I/Q input levels. See Table 3 for a description of each bit's function.

The current-control register (I_{CC}CTRL) modifies the bias current to accommodate different operating modes. In the high-power mode, MPL = 1 sets the bias current and conversion gain to deliver an output power of at least +5.5dBm from the PA drivers. In the low-noise mode, MPL = 0 reduces output noise by 2.5dB for any given

output power at the expense of 3.4dB less maximum obtainable output power.

Power Management

Bias control is distributed among several functional sections and can be controlled to accommodate many different power-down modes as shown in Table 8.

The serial interface remains active during shutdown. Setting bit SHDN_BIT = 0 or pin \overline{SHDN} = GND powers down the device. In either case, PLL programming and register information is retained.

Applications Information

3-Wire Serial Interface

Figure 3 shows the 3-wire interface timing diagram. The 3-wire bus is SPI/QSPI/MICROWIRE compatible.

Electromagnetic Compliance Considerations

To produce a low-spur and EMC-compliant transmitter, minimize circular current-loop area to reduce H-field radiation. To minimize circular current-loop area, bypass all V_{CC} pins as close to the device as possible and use the distributed capacitance of a ground plane. To minimize voltage drops, make V_{CC} traces short and wide.

Program only the necessary bits in any register to minimize cycling of the serial interface's clock. RC filtering can also be used to slow the clock edges on the 3-wire interface, reducing high-frequency spectral content. RC filtering also provides transient protection by shunting high frequencies to ground, while the series resistance attenuates the transients for error-free operation. The same applies to the logic input pins (SHDN, TXGATE, IDLE).

Place high-frequency bypass capacitors close to the pins with a dedicated via for each capacitor to ground. The 48-pin thin QFN-EP package provides minimal ground inductance by using an exposed paddle under the part. Provide at least five low-inductance vias under the exposed paddle to ground. Use a solid ground plane wherever possible. Any cutout in the ground plane may act as a slot radiator and reduce its shield effectiveness.

Keep RF LO traces as short as possible to reduce LO radiation and susceptibility to interference.

IF Tank Design

The IF tank is fully differential. The external tank components for 120MHz IF operation are shown in the *Typical Application Circuit*. See Maxim Application Note *IF Tank Design for the MAX2360* at www.maxim-ic.com for more information on designing tanks for alternate IFs.

Internal to the IC, the charge pump has a leakage of less than 10nA. This is equivalent to a 300M Ω shunt resistor. The charge-pump output must see an extremely high DC resistance of greater than 300M Ω . This minimizes charge-pump spurs at the comparison frequency. Make sure there is no solder flux under the varactor or loop filter and use low-leakage capacitors.

Layout Considerations

The MAX2370 EV kit can be used as a starting point for layout. For best performance, take into consideration power-supply issues as well as RF, LO, and IF layout.

Power-Supply Layout

To minimize coupling between different sections of the IC, the ideal power-supply layout is a star configuration, which has a large decoupling capacitor at a central V_{CC} node. The V_{CC} traces branch out from this node, each going to a separate V_{CC} pin of the MAX2370. At the end of each trace is a bypass capacitor with impedance to ground less than 1 Ω at the frequency of interest. This arrangement provides local decoupling at each V_{CC} pin. Use at least one via per bypass capacitor for a low-inductance ground connection. Also, connect the exposed paddle to the PC board GND with multiple vias to provide the lowest inductance ground connection possible.

Matching Network Layout

The layout of a matching network can be very sensitive to parasitic circuit elements. To minimize parasitic inductance, keep all traces short and place components as close to the IC as possible. To minimize parasitic capacitance, a cutout in the ground plane (and any other planes) below the matching network components can be used.

Keep traces short on the high-impedance ports (e.g., IF inputs and outputs) to minimize shunt capacitance.

Tank Layout

Keep the traces coming out of the tank short to reduce series inductance and shunt capacitance. Keep the inductor pads and coupling capacitor pads small to minimize stray shunt capacitance.

Chip Information

PROCESS: BICMOS

	MS	В									24-B	IT R	EGIS	TER										LSB		
									DA	ATA 2	O BI	TS									ADD	RES	S 4 E	4 BITS		
	B19	B18	B17	B16	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0	A3	A2	A1	AC		
									R	FM-D	IVID	ERAT	10 (1	8)								ADD	RESS			
RFM-DIVIDE REGISTER	Х	Х	B17	B16	B15	B14	B13	B12	-	-		B8		,	B5	B4	B3	B2	B1	BO	0	0	0	0		
												RFF	R-DIV	IDE R	ATIO	(13)						ADD	RESS			
RFR-DIVIDE REGISTER	Х	Х	Х	Х	Х	Х	Х	B12	B11	B10	B9	B8	-	B6	B5	B4	B3	B2	B1	B0	0	0	0	1		
											1	-M-D	IVIDE	RAT	10 (14	1)						ADD	RESS			
IFM-DIVIDE REGISTER	Х	Х	Х	Х	Х	Х	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0	0	0	1	0		
													IFR	-DIVI	DE R/		(11)					ADD	RESS			
IFR-DIVIDE REGISTER	Х	Х	Х	Х	Х	Х	Х	Х	Х	B10	B9	B8	B7	B6		B4	B3	B2	B1	B0	0	0	1	1		
										OPFR		V C 0	NTRO	L BIT	S (16)						ADD	RESS			
CONTROL REGISTER	Х	Х	Х	Х	B15	B14	B13	B12	1	1	-	B8	B7	B6	B5	, B4	B3	B2	B1	B0	0	1	0	0		
										CO	NFIG	URAT	ION F	BITS (16)							ADD	RESS			
CONFIGURATION REGISTER	Х	Х	Х	Х	B15	B14	B13	B12	B11	-		-	B7	-		B4	B3	B2	B1	B0	0	1	0	1		
										CUR	RENT	CON	ITROL	BITS	5 (16)						ADDRESS					
CURRENT-CONTROL REGISTER	Х	Х	Х	Х	B15	B14	B13	B12	B11	B10	B9	B8	B7	B6	B5	B4	B3	B2	B1	B0	0	1	1	0		
															TES	T BIT	S (9)					ADD	RESS			
TEST REGISTER	X	X	X	Х	X	Х	Х	X	Х	X	x	B8	B7	B6	B5	B4	B3	-	B1	B0	0	1	1	1		
	X	= D0)N'T (CARE																						

Figure 1. Register Configuration

•	5	<i>.</i>	•
REGISTER NAME	TYPICAL SETTINGS	REGISTER ADDRESS	FUNCTION
RFM[17:0]	23000 _{DEC}	0000 _b	RF M-Divider Count
RFR[12:0]	384 _{DEC}	0001 _b	RF R-Divider Count
IFM[13:0]	4800DEC	0010 _b	IF M-Divider Count
IFR[10:0]	384 _{DEC}	0011 _b	IF R-Divider Count
OPCTRL[15:0]	090Fhex	0100 _b	Operational Control Settings
CONFIG[15:0]	D03F _{hex}	0101 _b	Configuration and Setup Control
I _{CC} CTRL[15:0]	0C38 _{hex}	0110 _b	Current Multiplication Factor, Throttle-Back Control, Modulator Bypass, Compensation for Gain Variation Over Temperature, Maximum Power- Level Setting
TEST[8:0]	100 _{hex}	0111 _b	Test Mode Control

Table 1. Register Settings for Typical Operation

Table 2. Operation Control Register	(OPCTRL, Address: 0100b)
-------------------------------------	--------------------------

BIT NAME	BIT LOCATION (0 = LSB)	TYPICAL SETTINGS	FUNCTION
RESERVED	15	0	Reserved. Set to 0 for normal operation.
RCP_TURBO1	14	0	Works with RCP_TURBO2 (in the configuration register) to set the turbo charge-pump mode (see Table 7).
ICP_MAX	13	0	 0 = Normal operation. 1 = Sets IF charge-pump current to turbo level and keeps it there even after lock is established. This mode provides the highest charge-pump current, but effectively no turbo mode since current is already at maximum.
RESERVED	12, 11	01	Reserved. Set to 01 for normal operation.
RESERVED	10, 9	00	Reserved. Set to 00 for normal operation.
IFG	8, 7, 6	100	3-bit gain balancing control. Increases IF gain by approximately 2dB per LSB. Provides a means for adjusting balance between RF and IF gain for optimized linearity.
RESERVED	5	0	Reserved. Set to 0 for normal operation.
BUF_EN	4	0	LO buffer enable. 0 = LO buffer off. 1 = LO buffer on.
MOD_TYPE	3	1	Selects type of modulation. 0 = Selects direct VCO modulation (IF VCO is directly modulated and the I/Q modulator is bypassed). 1 = Selects quadrature modulation.
STBY	2	1	Standby control. 0 = Shuts down everything except the registers and serial interface. 1 = Normal operation.
TXSTBY	1	1	Transmitter standby control. 0 = Shuts down the modulator and upconverter leaving PLLs locked and registers active. This bit's functionality is equivalent to that of the TX_GATE pin. 1 = Normal operation.
SHDN_BIT	0	1	Shutdown control. 0 = Shuts down everything except the serial interface. 1 = Normal operation.

BIT NAME	BIT LOCATION (0 = LSB)	TYPICAL SETTINGS	FUNCTION
IF_PLL_SHDN	15	1	IF PLL shutdown control. 0 = Shuts down IF PLL. This mode is used with an external IF PLL. 1 = Normal operation.
RF_PLL_SHDN	14	1	RF PLL shutdown control. 0 = Shuts down RF PLL. This mode is used with an external RF PLL. 1 = Normal operation.
RESERVED	13	0	Reserved. Set to 0 for normal operation.
IQ_LEVEL	12	1	Selects the nominal I/Q input levels. 0 = Selects 300mV _{P-P} input mode. 1 = Selects 600mV _{P-P} input mode.
RESERVED	11, 10	00	Reserved. Set to 00 for normal operation.
ICP	9, 8	00	Sets the IF charge-pump current. 00 = 139μA. 01 = 192μA. 10 = 278μA. 11 = 390μA.
RCP	7, 6	00	Sets the RF charge-pump current. 00 = 325μA. 01 = 650μA. 10 = 738μA. 11 = 1063μA.
RESERVED	5, 4	11	Reserved. Set to 11 for normal operation.
IF_TURBO_CHARGE	3	1	 IF turbo-charge control. 0 = Disables extra charge-pump current during acquisition. 1 = Activates turbo-charge feature providing extra current during acquisition.
RCP_TURBO2	2	1	Works with RCP_TURBO1 (in the operation control register) to set the turbo charge-pump mode (see Table 7).
LD_MODE	1, 0	11	Determines output mode for LOCK pin as defined below: 00 = Test mode. 01 = IF PLL lock detector. 10 = RF PLL lock detector. 11 = Logical AND of IF PLL and RF PLL lock detectors.

Table 3. Configuration Register (CONFIG, Address: 0101b)

Table 4. Current-Control Register (I_{CC}CTRL, Address: 0110_b)

BIT NAME	BIT LOCATION (0 = LSB)	TYPICAL SETTINGS	FUNCTION
RESERVED	15, 14, 13, 12	0000	Reserved. Set to 0000 for normal operation.
MPL	11	1	Sets the maximum RF output power level. 0 = Sets to low-noise mode. 1 = Sets to normal power mode.
RESERVED	10, 9, 8, 7	1000	Reserved. Set to 1000 for normal operation.
THROTTLE_BACK	6, 5, 4	011	Controls the throttleback rate (see Table 6).
I_MULT	3, 2, 1, 0	1000	Sets the current scale factor for the PA driver (see Table 5).



Table 5. Typical Current Scale FactorsSet By I_MULT Bits

BIT NAME	BITS	NOMINAL CURRENT SCALE FACTOR
	0011	0.69
	0100	0.75
	0101	0.81
	0110	0.88
	0111	0.94
I_MULT	1000 (default)	1.00
	1001	1.13
	1010	1.25
	1011	1.38
	1100	1.50

Table 6. Typical Throttleback Rate Set By THROTTLE_BACK Bits

BIT NAME	BITS	NOMINAL RATE (dBmA/dB)
	000	1.3
	001	1.2
	010	1.1
THROTTLE_BACK	011	1.0
INNUTILE_DACK	100	0.9
	101	0.8
	110	0.7
	111	0.6

Table 7. RF Turbo Charge-Pump Current Setting

RCP_TURBO1	RCP_TURBO2	FUNCTION
0	0	No turbo current. Charge-pump current is set by RCP bits.
0	1	Turbo current turns on every time RF PLL is reprogrammed. Turbo current is automatically turned off after RF PLL is locked.
1	0	Turbo current is always on.
1	1	Turbo current is turned on every time RF PLL is out of lock.

Table 8. Power-Down Modes

POWER-DOWN MODE	COMMENTS	UPCONVERTER	MODULATOR	RF PLL	IF VCO	IF PLL
SHDN Pin	Ultra-low shutdown current	OFF	OFF	OFF	OFF	OFF
IDLE Pin	Rx only mode	OFF	OFF	_	OFF	OFF
TXGATE Pin	For punctured Tx mode	OFF	OFF	—	—	—
RF_PLL_SHDN Bit	For external RF PLL use	—	_	OFF	—	—
IF_PLL_SHDN Bit	For external IF PLL use	_	_	_	_	OFF
TXSTBY Bit	Tx is OFF, but IF and RF LOs stay locked	OFF	OFF	_	_	—







Figure 2. MAX2370 Typical Application Circuit



Figure 3. 3-Wire Interface Timing Diagram

Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information go to <u>www.maxim-ic.com/packages</u>.)

					CON	imon e	DIMENSI	ons										exposi	ed par	D VARIA	ATIONS				
											TOM P					PKG.	DEPOPULATED		D2			E2		JEDEC MO220	DOWN
PKG	,	32L 7x	7		14L 7x7	,		BL 7x7	,		T4877- IBL 7x7	•		56L 7x	,		LEADS					NOM.		REV. C	ALLOWED
SYMBOL		NOM.			NOM.			NOM.			NOM.			NOM.		T3277-1	-	4.55	4.70		4.55			-	NO
A		0.75		0.70	0.75		0.70	0.75		0.70		0.80	0.70			T3277-2	-	4.55 4.55	4.70		4.55		4.85 4.85	- WKKD-1	YES
	0.70		1											1.1.2		T4477-2	-	4.35	4.70 4.70	4.85 4.85	4.55		4,85	WKKD-1	YES
A1	-	0.02		0	0.02		0	0.02			0.02		0	-).20 RE	0.05	14477-3	-	4.55	4.70	4.85	4.55	4.70	4.85	WKKD-1	YES
A2 b					0.25		0.20			0,20			-	0.20 10			13,24,37,48	4.20	4.30	4.4D	4.20	4.30	4.40	-	NO
D	-	0.30			7.00		6,90			6.90		0.30		7.00		T4877-2	-	5.45	5.60	5.63	5.45	5.60	5.63	-	NO
E		7.00			7.00						7.00			7.00		T4877-3	-	4.95	5.10	5.25	4.95	5.10	5.25	-	YES
).65 BS).50 BS			0.50 BS			.50 BS).40 BS		T4877-4	-	5.45	5.60	5.63	5.45	5.60	5.63	-	YES
k	0.25	_	-	0.25	_	_	0.25	_	-	0.25	_	-		0.35		T4877-5	-				2.40		2.60	-	NO
	0.45	0.55	0.65	0.45	0.65	0.65	0.30	0.40	0.50	0.45	0.65	0.65	0.40			T4877-6	-		5.60			5.60		-	NO
	0.10	-	-	-	-	-	_	-	-	-	-	-	0.30			T5677-1	-	5.20	5.30	5.40	5.20	5.30	5,40	-	YES
L1	-																								
L1 N	-				44			48			44			56		** NOTE: 1	4877-1 IS	A CUS		48L PI	KG. W	ITH 4	LEADS	DEPOP	ULATED.
	-	32 8			44 11			48 12			44 10			56 14			14877—1 is a Total Numbe					ITH 4	LEADS	6 DEPOP	ULATED.
N	-	32																				ITH 4	LEADS	6 Depop	ULATED.
ND NE IOTES: 1. D 2. A 3. N 4. T	DIMENS ALL DI N IS 1 IHE TE SPP- THE 2 DIMENS	32 8 8 SIONIN IMENS THE T ERMIN O12. ZONE SION	VG & SIONS TOTAL IAL # INDIC INDIC	ARE NUMI 1 IDE AILS ATED PLIES	11 11 11 ERANC IN M BER (NTIFIE OF TI . THE TO	ILLIME OF TE ER AN ERMIN TER METAL	TERS	12 12 0RM 1 . ANG ALS. RMIN/ 1 IDE . #1 0 TER	LES NTIFII IDENT	ARE IMBEF ER AF IFIER	10 12 14.51 IN DE RING RE OF MAY	CONV PTION BE	ENTIC AL, B EITHEI	14 14 14 UT M R A M	ust B Mold) JESD 95 WITHIN	R OF −1				ITH 4	LEADS	s depop	ULATED.
N ND NE 1. D 2. A 3. N 4. T 6. N	Dimens All di N IS 1 The Te SPP- The 2 Dimens 0.25 ND AN	32 8 8 SIONIN IMENS THE T ERMIN 012. ZONE SION MIT	HG & HONS TOTAL HAL # INDK b AP AND TREF	ARE NUMI 1 IDE AILS CATED PLIES 0.30 ER TO	11 11 11 ERANC IN M BER (INTIFIE OF TI OF TI TO I THE TO I THE	ILLIME OF TE ERMIN ERMIN TER METAL FROM	eters Ermin ID Te IAL # MINAL LIZED I TER	12 12 0RM 1 ALS. RMIN/ 1 IDE #1 0 TER MINAL 0F T	LES NTIFII IDENT MINAL TIP.	ARE IMBEF ER AF IFIER . AND	10 12 (14.5) IN DE RING RE OF MAY ON E	CONV PTION BE I	entic Al, B Eithei Jred	14 14 14 UT M R A I	ust B Mold /Een	ONFORM TO E LOCATED) jesd 95. Within Feature.	₽ OF	LEADS	S ARE	44.				
ND NE 1. D 2. A 3. N 4. T 6. N 7. D	DIMENS ALL DI N IS 1 THE TE SPP- THE 2 DIMENS 0.25 ND AN DEPOP	32 8 8 SIONIN IMENS THE T ERMIN 012. ZONE SION MIT D NE PULATI	NG & GONS GONS OTAL IAL # DET INDIK b AP AND : REFI	ARE NUMI 1 IDE AILS ATED PLIES 0.30 ER TO S POS	TI TI TI TI TI TI TI TI TI TI TI TI TI T	ILLIME OF TE ER AN ERMIN TER METAL FROM E NUN E IN	ETERS ERMIN ID TE IAL # MINAL LIZED I TER MBER A SYI	12 12 12 0RM 1 ALS. RMIN/ 1 IDE #1 0 TER MINAL 0F T MMETF	LES NTIFII IDENT MINAL TIP. ERMII RICAL	ARE IMBEF ER AF IFIER . AND NALS FASF	10 12 (14.5) IN DE RING RE OF MAY ON E HION.	CONV PTION BE I MEASI	ENTIC AL, B EITHEI JRED D AN	14 14 14 UT M BETW ID E	ust B Mold /EEN SIDE	ONFORM TO E LOCATED OR MARKED RESPECTIVE) jesd 95. Within Feature.	₽ OF	LEADS	S ARE	44.				
N ND ND ND ND ND ND ND ND ND ND ND ND ND	DIMENS ALL DI N IS T IHE TE SPP- THE 2 DIMENS 0.25 ND AN DEPOP COPLA DRAWIN	32 8 8 SKONIN MENS THE T ERMIN 012. ZONE SKON MM D NE ULATI NARIT NG CC	NG & GONS GONS OTAL INDK b APD AND : REFI ON 15 ON 15 ON 15	ARE NUMI 1 IDE AILS CATED PLIES 0.30 ER TO S POS PLIES RMS	11 11 11 ERANCC IN M BBER (NTIFIE OF TI OF TI TO THE SSIBLE TO 1 TO JE	ILLIME OF TE ER AN ERMIN TER METAL FROM E NUM E IN THE E	TERS RMIN ID TE IAL # MINAL LIZEL I TER MBER A SYI XPOS MO22	12 12 12 DRM 1 ANG ALS. RMINA OF T MINAL OF T MMETF ED H 20 EX	AL NU INTIFII IDENT MINAL TIP, ERMII RICAL EAT	ARE IMBER IFIER IFIER AND VALS FASE	10 12 12 12 12 12 12 12 12 12 12	CONV PTION BE I MEASI EACH	ENTIC AL, B EITHEI JRED D AN	14 14 14 14 UT M R A I BETW ID E AS T	UST B MOLD /EEN SIDE 'HE TE	onform to E located Or marked) JESD 95- WITHIN > FEATURE.	T OF		AS MATION	44,	VI			
N ND ND ND ND ND ND ND ND ND ND ND ND ND	DIMENS ALL DI N IS 1 THE TE SPP- THE 2 DIMENS 0.25 ND AN DEPOP COPLA DRAWIN T4877	32 3 3 3 3 3 3 3 3 3 3 3 3 3	NG & GONS GONS GOTAL INDK DET INDK DAPI ON IS ONFOI -2/-	ARE NUMI 1 IDE AILS CATED PLIES 0.30 ER TO S POS PLIES RMS -3/-4	11 11 11 TRANCC IN M BER (NTIFIE OF TI TO T TO THE SSIBLE TO T TO JE 4/-5,	ILLIME OF TE ERMIN TER METAL FROM E NUM E IN THE E EDEC /-6	TERS ERMIN ID TE IAL # MINAL LIZEL I TER MBER A SYI XPOS MO22 & T5	12 12 12 DRM 1 ANG ALS. RMINA I IDE . #1 OF T MINAL OF T MMETF ED H 20 EX 577-	AL NU INTIFII IDENT MINAL TIP, ERMII RICAL EAT	ARE IMBER IFIER IFIER AND VALS FASE	10 12 12 12 12 12 12 12 12 12 12	CONV PTION BE I MEASI EACH	ENTIC AL, B EITHEI JRED D AN	14 14 14 14 UT M R A I BETW ID E AS T	UST B MOLD /EEN SIDE 'HE TE	onform to e located or marked respective rminals.) JESD 95 WITHIN FEATURE.	T OF							//

mation MAX2370

____19

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 _

© 2005 Maxim Integrated Products Printed USA MAXIM is a registered trademark of Maxim Integrated Products, Inc.