

MB95F332H/F332K/F333H/F333K/F334H/F334K

F²MC-8FX MB95330H Series 8-bit Microcontrollers

MB95330H is a series of general-purpose, single-chip microcontrollers. In addition to a compact instruction set, the microcontrollers of this series contain a variety of peripheral resources.

Features

F²MC-8FX CPU core

Instruction set optimized for controllers

- Multiplication and division instructions
- 16-bit arithmetic operations
- Bit test branch instructions
- Bit manipulation instructions, etc.

Clock

- Selectable main clock source Main OSC clock (up to 16.25 MHz, maximum machine clock frequency: 8.125 MHz)
 External clock (up to 32.5 MHz, maximum machine clock frequency: 16.25 MHz)
 Main CR clock (1/8/10/12.5 MHz ±2%, maximum machine clock frequency: 12.5 MHz)
- Selectable subclock source Sub-OSC clock (32.768 kHz)
 External clock (32.768 kHz)
 Sub-CR clock (Typ: 100 kHz, Min: 50 kHz, Max: 200 kHz)

Timer

- 8/16-bit composite timer × 2 channels
- 8/16-bit PPG × 3 channels
- 16-bit PPG × 1 channel (can work independently or together with the multi-pulse generator)
- 16-bit reload timer × 1 channel (can work independently or together with the multi-pulse generator)
- Time-base timer × 1 channel
- Watch prescaler × 1 channel

UART/SIO \times 1 channel

- Full duplex double buffer
- Capable of clock-asynchronous (UART) serial data transfer and clock-synchronous (SIO) serial data transfer

$I^2C \times 1$ channel

Built-in wake-up function

Multi-pulse generator (MPG) (for DC motor control) × 1 channel

- 16-bit reload timer × 1 channel
- 16-bit PPG timer × 1 channel
- Waveform sequencer (including a 16-bit timer equipped with a buffer and a compare clear function)

LIN-UART

- Full duplex double buffer
- Capable of clock-synchronous serial data transfer and clock-asynchronous serial data transfer

External interrupt × 10 channels

- Interrupt by edge detection (rising edge, falling edge, and both edges can be selected)
- Can be used to wake up the device from different low power consumption (standby) modes

8/10-bit A/D converter × 8 channels

- 8-bit and 10-bit resolution can be chosen.
- Low power consumption (standby) modes
- Stop mode
- Sleep mode
- Watch mode
- Time-base timer mode

I/O port

- MB95F332H/F333H/F334H (maximum no. of I/O ports: 28) General-purpose I/O ports (N-ch open drain): 3 General-purpose I/O ports (CMOS I/O): 25
- MB95F332K/F333K/F334K (maximum no. of I/O ports: 29) General-purpose I/O ports (N-ch open drain): 4 General-purpose I/O ports (CMOS I/O): 25

198 Champion Court





On-chip debug

- 1-wire serial control
- Serial writing supported (asynchronous mode)
 Hardware/software watchdog timer
- Built-in hardware watchdog timer
- Low-voltage detection reset circuit
- Built-in low-voltage detector

Clock supervisor counter

Built-in clock supervisor counter function

Programmable port input voltage level

- CMOS input level / hysteresis input level
- **Dual operation Flash memory**
- The erase/write operation and the read operation can be executed in different banks (upper bank/lower bank) simultaneously.

Flash memory security function

Protects the content of the Flash memory



Contents

| Product Line-up | 4 |
|---|----|
| Packages and Corresponding Products | 6 |
| Differences Among Products and Notes On | |
| Product Selection | 7 |
| Pin Assignment | 8 |
| Pin Description | 10 |
| I/O Circuit Type | 14 |
| Notes On Device Handling | 16 |
| Pin Connection | |
| Block Diagram | |
| CPU Core | 18 |
| I/O Мар | |
| Interrupt Source Table | 26 |
| Electrical Characteristics | 27 |
| Absolute Maximum Ratings | 27 |
| Recommended Operating Conditions | |
| DC Characteristics | |
| AC Characteristics | |
| | |

| Clock Timing | 33 |
|--|----|
| Source Clock/Machine Clock | 35 |
| External Reset | 37 |
| Power-on Reset | 37 |
| Peripheral Input Timing | 38 |
| LIN-UART Timing | 39 |
| Low-voltage Detection | 44 |
| I2C Timing | 46 |
| UART/SIO, Serial I/O Timing | 49 |
| MPG Input Timing | 50 |
| A/D Converter | 50 |
| A/D Converter Electrical Characteristics | 50 |
| Notes on Using the A/D Converter | 51 |
| Definitions of A/D Converter Terms | 52 |
| Flash Memory Write/Erase Characteristics | 55 |
| Sample Characteristics | 56 |
| Mask Options | 61 |
| Ordering Information | 62 |
| Package Dimension | 63 |
| | |



1. Product Line-up

| Part number | | | | | | | | | |
|-------------------------------------|--|--|----------------------|---|---------------------|------------|--|--|--|
| | MB95F332H | MB95F333H | MB95F334H | MB95F332K | MB95F333K | MB95F334K | | | |
| Parameter | | | | | | | | | |
| Туре | | | Flash mem | ory product | I | | | | |
| Clock supervisor counter | It supervises the m | ain clock oscillation | l. | | | | | | |
| Program ROM ca- pacity | 8 Kbyte | 12 Kbyte | 20 Kbyte | 8 Kbyte | 12 Kbyte | 20 Kbyte | | | |
| RAM capacity | 240 bytes | 496 bytes | 1008 bytes | 240 bytes | 496 bytes | 1008 bytes | | | |
| Low-voltage detection reset | | No | | | Yes | | | | |
| Reset input | | Dedicated | | 5 | Selected by softwar | e | | | |
| CPU functions | Instruction bit lengt Instruction length Data bit length | Data bit length: 1, 8 and 16 bits <i>I</i> inimum instruction execution time: 61.5 ns (with machine clock = 16.25 MHz) | | | | | | | |
| General-purpose I/O | I/O ports (Max): 28 CMOS I/O: 25 N-ch open drain: 3 | | | I/O ports (Max): 29 CMOS I/O: 25 N-ch open drain: 4 | | | | | |
| Time-base timer | Interrupt cycle: 0.2 | 56 ms to 8.3 s (whe | n external clock = 4 | 1 MHz) | | | | | |
| Hardware/software watchdog timer | Reset generation c Main oscillation clo The sub-CR clock | ck at 10 MHz: 105 | | hardware watchdo | g timer. | | | | |
| Wild register | It can be used to re | place three bytes o | of data. | | | | | | |
| LIN-UART | • | | r and clock-asynchr | onous serial data tr | | | | | |
| 8/10-bit A/D con- | 8 channels | | | | | | | | |
| verter | 8-bit resolution and | 10-bit resolution c | an be chosen. | | | | | | |
| | 2 channels | | | | | | | | |
| 8/16-bit composite timer | The timer can be configured as an "8-bit timer x 2 channels" or a "16-bit timer x 1 channel". t has built-in timer function, PWC function, PWM function and input capture function. Count clock: it can be selected from internal clocks (seven types) and external clocks. t can output square wave. | | | | | | | | |
| Extornal | 10 channels | | | | | | | | |
| External interrupt | Interrupt by edge d It can be used to w | errupt by edge detection (The rising edge, falling edge, or both edges can be selected.) can be used to wake up the device from different standby modes. | | | | | | | |
| On-chip debug | 1-wire serial contro It supports serial w | | us mode) | | | | | | |



| Part number | | | | | | | | |
|--|---|---|---|----------------------------|-------------------|--------------------|--|--|
| | MB95F332H | MB95F333H | MB95F334H | MB95F332K | MB95F333K | MB95F334K | | |
| Parameter | | | | | | | | |
| | 1 channel | | • | | • | • | | |
| UART/SIO | | double buffer, varia e transfer format. fer and MSB-first c | | ilable to use. | | | | |
| | 1 channel | | | | | | | |
| I ² C | Master/slave transr It has a bus error fu It also has function | nction, an arbitratic | n function, a transm | | | a wake-up function | | |
| | 3 channels | | | | | | | |
| 8/16-bit PPG | Each channel of PF The counter operat | | two 8-bit PPG char elected from eight cl | | -bit PPG channel. | | | |
| 16-bit PPG | The counter operat It supports external | PWM mode and one-shot mode are available to use. The counter operating clock can be selected from eight clock sources. It supports external trigger start. It can work independently or together with the multi-pulse generator. | | | | | | |
| 16-bit reload timer | Two clock modes and two counter operating modes are available to use. It can output square waveform. Count clock: it can be selected from internal clocks (seven types) and external clocks. Two counter operating modes: reload mode and one-shot mode It can work independently or together with the multi-pulse generator. | | | | | | | |
| Multi-pulse genera- tor (for DC motor control) | 16-bit PPG timer: 1 channel 16-bit reload timer operations: toggle output, one-shot output Event counter: 1 channel Waveform sequencer (including a 16-bit timer equipped with a buffer and a compare clear function) | | | | | | | |
| Watch prescaler | Eight different time | intervals can be se | elected. | | | | | |
| Flash memory | It supports automatic programming, Embedded Algorithm, and write/erase/erase-suspend/erase-resume com- mands. It has a flag indicating the completion of the operation of Embedded Algorithm. Number of write/erase cycles: 100000 Data retention time: 20 years Flash security feature for protecting the content of the Flash memory | | | | | | | |
| Standby mode | Sleep mode, stop r | node, watch mode, | time-base timer mo | ode | | | | |
| Package | | | DIP-32 | 2P-M30 2P-M06 2P-M19 | | | | |



2. Packages and Corresponding Products

| Part number Package | MB95F332H | MB95F332K | MB95F333H | MB95F333K | MB95F334H | MB95F334K |
|------------------------|-----------|-----------|-----------|-----------|-----------|-----------|
| FPT-32P-M30 | 0 | 0 | 0 | 0 | 0 | 0 |
| DIP-32P-M06 | 0 | 0 | 0 | 0 | 0 | 0 |
| LCC-32P-M19 | 0 | 0 | 0 | 0 | 0 | 0 |

O: Available

3. Differences Among Products and Notes On Product Selection

Current consumption

When using the on-chip debug function, take account of the current consumption of flash erase/write. For details of current consumption, see "Electrical Characteristics.

Package

For details of information on each package, see "Packages and Corresponding Products" and "Package Dimension".

Operating voltage

The operating voltage varies, depending on whether the on-chip debug function is used or not. For details of the operating voltage, see "Electrical Characteristics".

For details of the operating voltage, see Electric

On-chip debug function

The on-chip debug function requires that V_{CC} , V_{SS} and one serial wire be connected to an evaluation tool.



4. Pin Assignment









5. Pin Description

| Pin no. | | Dia | I/O | |
|---|------------|-------------|-------------------------------|--|
| LQFP32* ¹ & QFN32* ² | SH-DIP32*3 | Pin name | circuit type* ⁴ | Function |
| | | PG2 | | General-purpose I/O port |
| 1 | 5 | X1A C | | Subclock I/O oscillation pin |
| | | SNI2 | | Trigger input pin for the position detection function of the MPG waveform se- quencer |
| | | PG1 | | General-purpose I/O port |
| 2 | 6 | X0A | с | Subclock input oscillation pin |
| | | SNI1 | | Trigger input pin for the position detection function of the MPG waveform se- quencer |
| 3 | 7 | V_{CC} | — | Power supply pin |
| 4 | 8 | С | — | Capacitor connection pin |
| | | P67 | | General-purpose I/O port High-current pin |
| 5 | 9 | PPG21 | D | 8/16-bit PPG ch. 2 output pin |
| | [| TRG1 | _ | 16-bit PPG ch. 1 trigger input pin |
| | | OPT5 | | MPG waveform sequencer output pin |
| | | P66 | | General-purpose I/O port High-current pin |
| 6 | 10 | PPG20 | D | 8/16-bit PPG ch. 2 output pin |
| | | PPG1 | | 16-bit PPG ch. 1 output pin |
| | | OPT4 | | MPG waveform sequencer output pin |
| | | P65 | | General-purpose I/O port High-current pin |
| 7 | 11 | PPG11 | D | 8/16-bit PPG ch. 1 output pin |
| | | OPT3 | | MPG waveform sequencer output pin |
| | | P64 | | General-purpose I/O port High-current pin |
| 8 | 12 | EC1 | D | 8/16-bit composite timer ch. 1 clock input pin |
| | | PPG10 |] | 8/16-bit PPG ch. 1 output pin |
| | | OPT2 | | MPG waveform sequencer output pin |
| | | P63 | | General-purpose I/O port High-current pin |
| 9 | 13 | TO11 | D | 8/16-bit composite timer ch. 1 output pin |
| | | PPG01 |] | 8/16-bit PPG ch. 0 output pin |
| | | OPT1 | | MPG waveform sequencer output pin |



| Pin no. | | | I/O | |
|---|------------------------|---|--|--|
| LQFP32* ¹ & QFN32* ² | SH-DIP32* ³ | Pin name circuit type* ⁴ | Function | |
| | P62 | | General-purpose I/O port High-current pin | |
| 10 | 14 | TO10 | D | 8/16-bit composite timer ch. 1 output pin |
| | | PPG00 | | 8/16-bit PPG ch. 0 output pin |
| | | OPT0 | | MPG waveform sequencer output pin |
| | | P61 | | General-purpose I/O port |
| 11 | 15 | INT09 | | External interrupt input pin |
| 11 | 15 | SCL | 1 | I ² C clock I/O pin |
| | | TI1 | | 16-bit reload timer ch. 1 input pin |
| | | P60 | | General-purpose I/O port |
| 12 | 16 | INT08 | | External interrupt input pin |
| 12 | 10 | SDA | | I ² C data I/O pin |
| | | DTTI | | MPG waveform sequencer input pin |
| | | P00 | (| General-purpose I/O port |
| 13 | 17 | INT00 | E | External interrupt input pin |
| | | AN00 | | A/D converter analog input pin |
| | | P01 | | General-purpose I/O port |
| 14 | 18 | INT01 | Е | External interrupt input pin |
| | | AN01 | | A/D converter analog input pin |
| | | P02 | | General-purpose I/O port |
| 15 | 19 | INT02 | E | External interrupt input pin |
| 15 | 19 | AN02 | | A/D converter analog input pin |
| | | SCK | | LIN-UART clock I/O pin |
| | | P03 | | General-purpose I/O port |
| 16 | 20 | INT03 | E | External interrupt input pin |
| 10 | 20 | AN03 | L | A/D converter analog input pin |
| | | SOT | | LIN-UART data output pin |
| | | P04 | | General-purpose I/O port |
| | | INT04 | | External interrupt input pin |
| 17 | 21 | AN04 | F | A/D converter analog input pin |
| 17 | 21 | SIN | | LIN-UART data input pin |
| | | HCLK1 | | External clock input pin |
| | | EC0 | | 8/16-bit composite timer ch. 0 clock input pin |





| LOFP32** OFN32*3SH-DIP32*3Pin namecircuit type*4Function1824INT05 INT05EGeneral-purpose I/O port1822AN05EExternal interrupt input pin1822AN05EGeneral-purpose I/O port1923INT06 INT06General-purpose I/O portExternal interrupt input pin1923General-purpose I/O portGeneral-purpose I/O port2024POF INT07General-purpose I/O port2024PPG71 PPG71General-purpose I/O port2125PPG71 PPG71General-purpose I/O port2226PP11 PPG71General-purpose I/O port2327DB6 PPG71General-purpose I/O port24PP11 PPG71General-purpose I/O port2528PP11 PPG01General-purpose I/O port26PP11 PPG01General-purpose I/O port27PP631PP14 PPG01General-purpose I/O port2829PP13 PPG01General-purpose I/O port26PP14 PPG01General-purpose I/O port27PP631PP14 PPG01General-purpose I/O port2829PP15 PPG21General-purpose I/O port29PP15 PPG21General-purpose I/O port2029PP15 PPG21General-purpose I/O port2829PP15 PPG21General-purpose I/O port29PP621PP621 PP621General | Pin | no. | Dia | Dia I/O | | |
|--|---|------------------------|-------|---------|--|------------------------------|
| 18 22 INT05 AN05 HCLK2 External interrupt input pin 18 22 AN05 HCLK2 External icok input pin 19 23 FO6 INT06 AN06 TO0 External icok input pin External icok input pin AND converter analog input pin BY debit PPG ch. 1 output pin BY debit PPG ch. 0 output pin AND converter analog input pin BY debit PPG ch. 0 output pin AND converter analog input pin BY debit PPG ch. 0 output pin AND converter analog input pin BY debit PPG ch. 0 output pin AND converter analog input pin AND converter analog inpu | LQFP32* ¹ & QFN32* ² | SH-DIP32* ³ | | circuit | Function | |
| 18 22 AN05 E AD converter analog input pin 18 22 AN05 HCLk2 External clock input pin 19 23 FOR General-purpose I/O port 19 23 FOR General-purpose I/O port 19 23 FOR General-purpose I/O port 20 24 FOR General-purpose I/O port 20 24 FOR General-purpose I/O port 21 25 FOR General-purpose I/O port 21 25 P10 General-purpose I/O port 22 26 P11 General-purpose I/O port 21 25 P10 General-purpose I/O port 22 26 P11 General-purpose I/O port 23 27 DBG H DBG input pin 23 27 DBG H BG input pin 24 28 P13 General-purpose I/O port 24 P13 General-purpose I/O port 25 29 UCK0 General-purpose I/O port 26 70 B13 General-purpose I/O port 26 29 UCK0 General-purpose I/O port 26 90 General-purpose I/O port< | | | P05 | | General-purpose I/O port | |
| HCLK2 External clock input pin 19 23 INT06 AN06 External clock input pin 19 23 INT06 AN06 E External interrupt input pin 20 24 INT07 E External interrupt input pin 20 24 INT07 E External interrupt input pin 21 25 P10 PPG10 General-purpose I/O port External interrupt input pin 21 25 P10 PPG11 General-purpose I/O port External interrupt input pin 22 26 P11 PPG11 General-purpose I/O port B/16-bit PPG ch. 1 output pin 21 25 P11 PPG11 General-purpose I/O port B/16-bit PPG ch. 1 output pin 23 27 DBG H DBG input pin B/16-bit PPG ch. 1 output pin 24 28 P13 General-purpose I/O port B/16-bit PPG ch. 0 output pin 25 29 UCK0 G UART/SIO ch. 0 clock I/O pin 26 30 UO General-purpose I/O port B/16-bit PPG ch. 0 output pin 27 <td></td> <td></td> <td colspan="2">INT05</td> <td>External interrupt input pin</td> | | | INT05 | | External interrupt input pin | |
| Image: Top of the term of term | 18 | 22 | AN05 | AN05 E | A/D converter analog input pin | |
| 1923 $\begin{array}{ c c c } \hline PG6 \\ \hline N106 \\ \hline AN06 \\ \hline N06 \\ \hline D01 \\ \hline PG1 \\ \hline PG2 \\ \hline \hline PG2 \\ \hline PG2 \\ \hline PG2 \\ \hline PG2 \\ \hline \hline PG2 \\ \hline PG2 \\ \hline \hline \hline \hline PG2 \\ \hline \hline \hline PG2 \\ \hline \hline \hline PG2 \\ \hline \hline \hline \hline PG2 \\ \hline \hline \hline PG2 \\ \hline \hline \hline \hline PG2 \\ \hline \hline \hline \hline \hline PG2 \\ \hline $ | | | HCLK2 | | External clock input pin | |
| 19 23 INT06 AN06 E External interrupt input pin 19 23 P07 An06 All converter analog input pin 20 24 P07 General-purpose I/O port 20 24 P07 External interrupt input pin AN07 AD converter analog input pin 21 25 P10 General-purpose I/O port 21 25 P11 General-purpose I/O port 22 26 P11 General-purpose I/O port 22 26 P11 General-purpose I/O port 23 27 P12 General-purpose I/O port 23 27 P16 General-purpose I/O port 24 28 P13 General-purpose I/O port 24 28 P13 General-purpose I/O port 25 29 P14 General-purpose I/O port 25 29 P14 General-purpose I/O port 26 30 UO0 G UART/SIO ch. 0 clock I/O pin 26 30 UO0 G UART/SIO ch. 0 data output pin 27 31 UI0 J General-purpose I/O port 28 32 P16 General-purpose I/O port 29 | | | TO00 | | 8/16-bit composite timer ch. 0 output pin | |
| 19 23 AN06 TO01 F AD converter analog input pin 20 24 AN07 AD converter analog input pin 20 24 INT07 E External interrupt input pin 20 24 INT07 E External interrupt input pin 21 25 PPG10 General-purpose I/O port 21 25 PPG10 General-purpose I/O port 22 26 P11 General-purpose I/O port 23 27 DBG H Beneral-purpose I/O port 23 27 DBG H Beneral-purpose I/O port 23 27 DBG H Beneral-purpose I/O port 24 28 P13 General-purpose I/O port 24 28 PFG00 General-purpose I/O port 25 29 UCK0 General-purpose I/O port 26 30 UO0 General-purpose I/O port 26 30 UO0 General-purpose I/O port 27 31 PI6 General-purpose I/O port 28 32 TO1 General-purpose I/O port 28 32 TO1 General-purpose I/O port 28 32 TO1 General-purpose I | | | P06 | | General-purpose I/O port | |
| AN06 AN06 AD converter analog input pin 20 24 INT07 Brite-bit composite timer ch. 0 output pin 20 24 INT07 E External interrupt input pin 21 25 P10 E General-purpose I/O port 21 25 P10 G General-purpose I/O port 22 26 PPG10 G General-purpose I/O port 21 25 P10 G General-purpose I/O port 22 26 PPG10 General-purpose I/O port 23 27 DBG H General-purpose I/O port 23 27 DBG H DBG input pin 24 28 P13 General-purpose I/O port 24 28 P14 General-purpose I/O port 25 29 UCK0 General-purpose I/O port 26 300 PPG01 General-purpose I/O port 26 30 UO00 General-purpose I/O port 27 31 UI0 J General-purpose I/O port 28 32 P15 </td <td>10</td> <td>22</td> <td>INT06</td> <td>F</td> <td>External interrupt input pin</td> | 10 | 22 | INT06 | F | External interrupt input pin | |
| 2024P07 INT07EGeneral-purpose I/O port2125P10 PPG10GGeneral-purpose I/O port2125P10 PPG10GGeneral-purpose I/O port2125P10 PPG10GGeneral-purpose I/O port2226P11 PPG11GGeneral-purpose I/O port2327DBGHGeneral-purpose I/O port2428P12 PPG00General-purpose I/O port2428P13 PPG00General-purpose I/O port2428P13 PPG00General-purpose I/O port2529UCK0 PPG01General-purpose I/O port2630P15 PPG01General-purpose I/O port2630P15 PPG01General-purpose I/O port2731UI0 PPG20General-purpose I/O port2731UI0 PPG21General-purpose I/O port2832T01 PC31General-purpose I/O port291PF2 PG31General-purpose I/O port291PF2 PG31A | 19 | 23 | AN06 | E | A/D converter analog input pin | |
| 2024INT07 AN07EExternal interrupt input pin A/D converter analog input pin2125P10 PPG10GGeneral-purpose I/O port2126P11 PPG10GGeneral-purpose I/O port2226P11 PPG11GGeneral-purpose I/O port2327DBG PC11HGeneral-purpose I/O port2327DBG PC11HDBG input pin2428P13 PPG00General-purpose I/O port2428P14 PPG00General-purpose I/O port2529UCK0 PPG01General-purpose I/O port2630UO0 PPG01General-purpose I/O port2630UO0 PPG01General-purpose I/O port2731UI0 PPG21UART/SIO ch. 0 clock I/O pin B/16-bit PPG ch. 0 output pin2731UI0 PPG21J2832TO1 SIN0General-purpose I/O port291PF2 PF2A291PF2 PF2291PF2 PF2291PF2 PF2291PF2 PF2291PF2 PF2291PF2 PF2291PF2 PF2291PF2 PF2291PF2 PF2291PF2 PF2291PF2 PF2291PF2 PF2291PF2 PF2291 </td <td></td> <td></td> <td>TO01</td> <td></td> <td>8/16-bit composite timer ch. 0 output pin</td> | | | TO01 | | 8/16-bit composite timer ch. 0 output pin | |
| AN07A/D converter analog input pin2125P10 PPG10General-purpose I/O port2125P11 PPG11General-purpose I/O port2226P11 PPG11General-purpose I/O port2327DBG ECOHGeneral-purpose I/O port2327DBG ECOHDBG input pin2428P13 PPG00General-purpose I/O port2428P13 PPG00General-purpose I/O port2529P14 PPG01General-purpose I/O port2630UCK0 PPG01General-purpose I/O port2630UO0 PPG01General-purpose I/O port2630UO0 PPG20General-purpose I/O port2731UI0 PPG21UART/SIO ch. 0 clock I/O pin2832T01 SNI0General-purpose I/O port291PPG2General-purpose I/O port291PPG2General-purpose I/O port291PPG2General-purpose I/O port291PPG2General-purpose I/O port291PF2 RNI0General-purpose I/O port291PF2 RNI0General-purpose I/O port291PF2 RNI0General-purpose I/O port291PF2 RNI0General-purpose I/O port291PF2 RNI0General-purpose I/O port | | | P07 | | General-purpose I/O port | |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | 20 | 24 | INT07 | Е | External interrupt input pin | |
| 2125PPG10G8/16-bit PPG ch. 1 output pin2226P11 PPG11GGeneral-purpose I/O port2327DBGHGeneral-purpose I/O port2327DBGHDBG input pin2428P13 PPG00GGeneral-purpose I/O port2428P13 PPG00GGeneral-purpose I/O port2529UCK0GGeneral-purpose I/O port2629UCK0GGeneral-purpose I/O port2630PPG01%16-bit PPG ch. 0 output pin2630UO0GGeneral-purpose I/O port2731U10JUART/SIO ch. 0 clock I/O pin2731U10JGeneral-purpose I/O port2832TO1GGeneral-purpose I/O port291PF2AGeneral-purpose I/O port291PF2General-purpose I/O port291PF2General-purpose I/O port | | | AN07 | | A/D converter analog input pin | |
| PPG10 8/16-bit PPG ch. 1 output pin 22 26 P11 General-purpose I/O port 23 27 PG11 General-purpose I/O port 23 27 DBG H General-purpose I/O port 23 27 DBG H DBG input pin 24 28 P13 General-purpose I/O port 24 28 P13 General-purpose I/O port 24 28 P13 General-purpose I/O port 25 29 UCK0 General-purpose I/O port 26 29 UCK0 General-purpose I/O port 26 30 PG01 S/16-bit PPG ch. 0 output pin 26 30 UO0 General-purpose I/O port 27 31 P16 General-purpose I/O port 28 32 P17 General | 21 | 25 | P10 | 0 | General-purpose I/O port | |
| $ \begin{array}{c c c c c c } \hline 22 & 26 & \hline PPG11 & G & \hline 8/16-bit PPG ch. 1 output pin \\ \hline P12 & \hline DBG & H & \hline DBG input pin \\ \hline 23 & 27 & \hline DBG & H & \hline DBG input pin \\ \hline EC0 & 8/16-bit composite timer ch. 0 clock input pin \\ \hline EC0 & 8/16-bit PPG ch. 0 output pin \\ \hline PPG00 & \hline PPG00 & \hline PPG00 & \hline PPG00 & \hline PPG01 & $ | 21 | 20 | PPG10 | G | 8/16-bit PPG ch. 1 output pin | |
| PPG118/16-bit PPG ch. 1 output pin2327P12 DBGP12 EC0General-purpose I/O port2428P13 PPG00General-purpose I/O port2428P13 PPG00General-purpose I/O port2529P14 PPG01General-purpose I/O port2529UCK0G PPG01General-purpose I/O port2630UOCG | 22 | 00 | P11 | 0 | General-purpose I/O port | |
| 2327DBG EC0HDBG input pin2428P13 PPG00GGeneral-purpose I/O port2428P14 PPG00General-purpose I/O port2529UCK0GUART/SIO ch. 0 clock I/O pin2629UCK0GGeneral-purpose I/O port2630UO0GUART/SIO ch. 0 clock I/O pin2630UO0GUART/SIO ch. 0 data output pin2731UI0JUART/SIO ch. 0 data input pin2832P17 TO1General-purpose I/O port2832F17 SINI0General-purpose I/O port291PF2General-purpose I/O port291PA AGeneral-purpose I/O port291AGeneral-purpose I/O port291AGeneral-purpose I/O port291PF2 AGeneral-purpose I/O port291PF2 AGeneral-purpose I/O port | 22 | 20 | PPG11 | G | 8/16-bit PPG ch. 1 output pin | |
| EC0EC08/16-bit composite timer ch. 0 clock input pin2428P13 PPG00GGeneral-purpose I/O port2428P14 PPG00GGeneral-purpose I/O port2529UCK0GUART/SIO ch. 0 clock I/O pin2529UCK0GUART/SIO ch. 0 clock I/O pin2630UO0 PPG00GGeneral-purpose I/O port2630UO0 PPG20GGeneral-purpose I/O port2731UI0 PPG21JGeneral-purpose I/O port2731UI0 PPG21JGeneral-purpose I/O port2832TO1 SNI0GGeneral-purpose I/O port291PF2 Reset pinGeneral-purpose I/O port | | | P12 | | General-purpose I/O port | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | 23 | 27 | | DBG H | 27 DBG H DBG input pin | DBG input pin |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | EC0 | | 8/16-bit composite timer ch. 0 clock input pin | |
| PFG008/16-bit PPG ch. 0 output pin2529UCK0GGeneral-purpose I/O port2629PPG018/16-bit PPG ch. 0 output pin2630UO0GGeneral-purpose I/O port2630UO0GUART/SIO ch. 0 data output pin2731UI0PPG21General-purpose I/O port2731UI0JUART/SIO ch. 0 data input pin2832P17General-purpose I/O port2832F17General-purpose I/O port291F2General-purpose I/O port291F2A291Reset pin | 24 | 00 | P13 | 6 | General-purpose I/O port | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 24 | 20 | PPG00 | G | 8/16-bit PPG ch. 0 output pin | |
| $\begin{array}{c c c c c c } \hline PPG01 & & & & & & & & & & & & & & & & & & &$ | | | P14 | | General-purpose I/O port | |
| $\begin{array}{c c c c c c c c c c c c c c c c c c c $ | 25 | 25 29 | 29 | UCK0 | G | UART/SIO ch. 0 clock I/O pin |
| $ \begin{array}{c ccccccccccccccccccccccccccccccccccc$ | | | PPG01 | | 8/16-bit PPG ch. 0 output pin | |
| $ \begin{array}{c c c c c c c c c c c c c c c c c c c $ | | | P15 | | General-purpose I/O port | |
| $\begin{array}{c ccccccccccccccccccccccccccccccccccc$ | 26 | 30 | UO0 | G | UART/SIO ch. 0 data output pin | |
| $\begin{array}{c c} 27 \\ 31 \\ \hline \\ 100 \\ \hline \\ PPG21 \\ \hline \\ PPG21 \\ \hline \\ 8/16-bit PPG ch. 2 output pin \\ \hline \\ 8/16-bit PPG ch. 2 output pin \\ \hline \\ 8/16-bit PPG ch. 2 output pin \\ \hline \\ \hline \\ 8/16-bit PPG ch. 2 output pin \\ \hline \\ \hline \\ \\ 16-bit reload timer ch. 1 output pin \\ \hline \\ \\ \hline \\ \\ Trigger input pin for the position detection function of the MPG waveform sequencer \\ \hline \\ 29 \\ \hline \\ 10 \\ \hline \\ \hline \\ 10 \\ \hline \\ \hline \\ \hline \\ PF2 \\ 29 \\ \hline \\ 10 \\ \hline \\ \hline \\ \hline \\ PF2 \\ \hline \\ A \\ \hline \\ \hline \\ \hline \\ Reset pin \\ \hline \\ \hline \\ \hline \\ Reset pin \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \hline \\ \\ \hline \\ \hline \\ \hline $ | | | PPG20 | | 8/16-bit PPG ch. 2 output pin | |
| PPG21 8/16-bit PPG ch. 2 output pin 28 32 P17 General-purpose I/O port 32 TO1 G 16-bit reload timer ch. 1 output pin Trigger input pin for the position detection function of the MPG waveform sequencer Trigger input pin for the position detection function of the MPG waveform sequencer 29 1 PF2 A General-purpose I/O port | | | P16 | | General-purpose I/O port | |
| 28 P17 General-purpose I/O port 32 TO1 G 5NI0 General-purpose I/O port 16-bit reload timer ch. 1 output pin Trigger input pin for the position detection function of the MPG waveform sequencer 29 1 PF2 A Reset pin | 27 | 31 | UI0 | J | UART/SIO ch. 0 data input pin | |
| 28 32 TO1 G 16-bit reload timer ch. 1 output pin 7 SNI0 Trigger input pin for the position detection function of the MPG waveform sequencer 29 1 PF2 A 29 1 Reset pin | | | PPG21 | | 8/16-bit PPG ch. 2 output pin | |
| 20 32 G Trigger input pin for the position detection function of the MPG waveform sequencer 29 1 PF2 General-purpose I/O port 29 1 Reset pin | | | P17 | | General-purpose I/O port | |
| SNI0 Trigger input pin for the position detection function of the MPG waveform sequencer 29 1 PF2 General-purpose I/O port Reset pin Reset pin | 28 | 32 | TO1 | G | 16-bit reload timer ch. 1 output pin | |
| 29 1 A Reset pin | | | | | | |
| | | | PF2 | | General-purpose I/O port | |
| | 29 | 1 | RST | A | | |



| Pin | Pin no. | | I/O | | |
|---|------------------------|-------------|-----|----------------------------------|----------|
| LQFP32* ¹ & QFN32* ² | SH-DIP32* ³ | Pin name | | CITCUIL | Function |
| 30 | 2 | PF0 | В | General-purpose I/O port | |
| 30 | 2 | X0 | Б | Main clock input oscillation pin | |
| 31 | 3 | PF1 | в | General-purpose I/O port | |
| 51 | 3 | X1 | Б | Main clock I/O oscillation pin | |
| 32 | 4 | V_{SS} | — | Power supply pin (GND) | |

*1: Package code: FPT-32P-M30

*2: Package code: LCC-32P-M19

*3: Package code: DIP-32P-M06

*4: For the I/O circuit types, see "I/O Circuit Type".



6. I/O Circuit Type













7. Notes On Device Handling

Preventing latch-ups

When using the device, ensure that the voltage applied does not exceed the maximum voltage rating.

In a CMOS IC, if a voltage higher than V_{CC} or a voltage lower than V_{SS} is applied to an input/output pin that is neither a medium-withstand voltage pin nor a high-withstand voltage pin, or if a voltage out of the rating range of power supply voltage mentioned in "13.1 Absolute Maximum Ratings" of "■ Electrical Characteristics" is applied to the V_{CC} pin or the V_{SS} pin, a latch-up may occur.

When a latch-up occurs, power supply current increases significantly, which may cause a component to be thermally destroyed.

Stabilizing supply voltage

Supply voltage must be stabilized.

A malfunction may occur when power supply voltage fluctuates rapidly even though the fluctuation is within the guaranteed operating range of the V_{CC} power supply voltage.

As a rule of voltage stabilization, suppress voltage fluctuation so that the fluctuation in V_{CC} ripple (p-p value) at the commercial frequency (50 Hz/60 Hz) does not exceed 10% of the standard V_{CC} value, and the transient fluctuation rate does not exceed 0.1 V/ms at a momentary fluctuation such as switching the power supply.

Notes on using the external clock

When an external clock is used, oscillation stabilization wait time is required for power-on reset, wake-up from subclock mode or stop mode.

8. Pin Connection

Treatment of unused pins

If an unused input pin is left unconnected, a component may be permanently damaged due to malfunctions or latch-ups. Always pull up or pull down an unused input pin through a resistor of at least 2 k Ω . Set an unused input/output pin to the output state and leave it unconnected, or set it to the input state and treat it the same as an unused input pin. If there is an unused output pin, leave it unconnected.





Power supply pins

To reduce unnecessary electro-magnetic emission, prevent malfunctions of strobe signals due to an increase in the ground level, and conform to the total output current standard, always connect the V_{CC} pin and the V_{SS} pin to the power supply and ground outside the device. In addition, connect the current supply source to the V_{CC} pin and the V_{SS} pin with low impedance.

It is also advisable to connect a ceramic capacitor of approximately 0.1 μ F as a bypass capacitor between the V_{CC} pin and the V_{SS} pin at a location close to this device.

DBG pin

Connect the DBG pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the debug mode due to noise, minimize the distance between the DBG pin and the V_{CC} or V_{SS} pin when designing the layout of the printed circuit board.

The DBG pin should not stay at "L" level after power-on until the reset output is released.

■ RST pin

Connect the RST pin directly to an external pull-up resistor.

To prevent the device from unintentionally entering the reset mode due to noise, minimize the distance between the $\overline{\text{RST}}$ pin and the V_{CC} or V_{SS} pin when designing the layout of the printed circuit board.

The RST/PF2 pin functions as the reset input/output pin after power-on. In addition, the reset output of the RST/PF2 pin can be enabled by the RSTOE bit of the SYSC register, and the reset input function and the general purpose I/O function can be selected by the RSTEN bit of the SYSC register.

C pin

Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V_{CC} pin must have a capacitance larger than C_S . For the connection to a smoothing capacitor C_S , see the diagram below. To prevent the device from unintentionally entering a mode to which the device is not set to transit due to noise, minimize the distance between the C pin and C_S and the distance between C_S and the V_{SS} pin when designing the layout of a printed circuit board.





9. Block Diagram



10. CPU Core

Memory Space

The memory space of the MB95330H Series is 64 Kbyte in size, and consists of an I/O area, a data area, and a program area. The memory space includes areas intended for specific purposes such as general-purpose registers and a vector table. The memory maps of the MB95330H Series are shown below.



Memory Maps





11. I/O Map

| Address | Register abbreviation | Register name | R/W | Initial value |
|--|-----------------------|---|-----|-----------------------|
| 0000 _H | PDR0 | Port 0 data register | R/W | 00000000 _B |
| 0001 _H | DDR0 | Port 0 direction register | R/W | 00000000 _B |
| 0002 _H | PDR1 | Port 1 data register | R/W | 00000000 _B |
| 0003 _H | DDR1 | Port 1 direction register | R/W | 00000000 _B |
| 0004 _H | — | (Disabled) | — | _ |
| 0005 _H | WATR | Oscillation stabilization wait time setting register | R/W | 11111111 _B |
| 0006 _H | — | (Disabled) | — | _ |
| 0007 _H | SYCC | System clock control register | R/W | 0000X011 _B |
| 0008 _H | STBC | Standby control register | R/W | 00000XXX _B |
| 0009 _H | RSRR | Reset source register | R/W | XXXXXXXX _B |
| 000A _H | TBTC | Time-base timer control register | R/W | 00000000 _B |
| 000B _H | WPCR | Watch prescaler control register | R/W | 00000000 _B |
| 000C _H | WDTC | Watchdog timer control register | R/W | 00XX0000 _B |
| 000D _H | SYCC2 | System clock control register 2 | R/W | XX100011 _B |
| 000E _H to 0015 _H | _ | (Disabled) | _ | _ |
| 0016 _H | PDR6 | Port 6 data register | R/W | 00000000 _B |
| 0017 _H | DDR6 | Port 6 direction register | R/W | 00000000 _B |
| 0018 _H to 0027 _H | _ | (Disabled) | _ | _ |
| 0028 _H | PDRF | Port F data register | R/W | 00000000 _B |
| 0029 _H | DDRF | Port F direction register | R/W | 00000000 _B |
| 002A _H | PDRG | Port G data register | R/W | 00000000 _B |
| 002B _H | DDRG | Port G direction register | R/W | 00000000 _B |
| 002C _H | PUL0 | Port 0 pull-up register | R/W | 00000000 _B |
| 002D _H | PUL1 | Port 1 pull-up register | R/W | 00000000 _B |
| 002E _H to 0034 _H | _ | (Disabled) | _ | |
| 0035 _H | PULG | Port G pull-up register | R/W | 00000000 _B |
| 0036 _H | T01CR1 | 8/16-bit composite timer 01 status control register 1 ch. 0 | R/W | 00000000 _B |
| 0037 _H | T00CR1 | 8/16-bit composite timer 00 status control register 1 ch. 0 | R/W | 00000000 _B |
| 0038 _H | T11CR1 | 8/16-bit composite timer 11 status control register 1 ch. 1 | R/W | 00000000 _B |
| 0039 _H | T10CR1 | 8/16-bit composite timer 10 status control register 1 ch. 1 | R/W | 00000000 _B |
| 003A _H | PC01 | 8/16-bit PPG timer 01 control register ch. 0 | R/W | 00000000 _B |
| 003B _H | PC00 | 8/16-bit PPG timer 00 control register ch. 0 | R/W | 00000000 _B |
| 003C _H | PC11 | 8/16-bit PPG timer 11 control register ch. 1 | R/W | 00000000 _B |
| 003D _H | PC10 | 8/16-bit PPG timer 10 control register ch. 1 | R/W | 00000000 _B |
| 003E _H | PC21 | 8/16-bit PPG timer 21 control register ch. 2 | R/W | 00000000 _B |
| 003F _H | PC20 | 8/16-bit PPG timer 20 control register ch. 2 | R/W | 00000000 _B |





| Address | Register abbreviation | Register name | R/W | Initial value | |
|--|--------------------------|---|-----|-----------------------|--|
| 0040 _H | TMCSRH1 | 16-bit reload timer control status register upper ch. 1 | R/W | 00000000 _B | |
| 0041 _H | TMCSRL1 | 16-bit reload timer control status register lower ch. 1 | R/W | 00000000 _B | |
| 0042 _H , 0043 _H | — | (Disabled) | _ | _ | |
| 0044 _H | PCNTH1 | 16-bit PPG status control register upper ch. 1 | R/W | 00000000 _B | |
| 0045 _H | PCNTL1 | 16-bit PPG status control register lower ch. 1 | R/W | 00000000 _B | |
| 0046 _H , 0047 _H | — | (Disabled) | _ | _ | |
| 0048 _H | EIC00 | External interrupt circuit control register ch. 0/ch. 1 | R/W | 00000000 _B | |
| 0049 _H | EIC10 | External interrupt circuit control register ch. 2/ch. 3 | R/W | 00000000 _B | |
| 004A _H | EIC20 | External interrupt circuit control register ch. 4/ch. 5 | R/W | 00000000 _B | |
| 004B _H | EIC30 | External interrupt circuit control register ch. 6/ch. 7 | R/W | 00000000 _B | |
| 004C _H | EIC01 | External interrupt circuit control register ch. 8/ch. 9 | R/W | 00000000 _B | |
| 004D _H to 004F _H | _ | (Disabled) | _ | _ | |
| 0050 _H | SCR | LIN-UART serial control register | R/W | 00000000 _B | |
| 0051 _H | SMR | LIN-UART serial mode register | R/W | 00000000 _B | |
| 0052 _H | SSR | LIN-UART serial status register | R/W | 00001000 _B | |
| 0053 _H | RDR/TDR | LIN-UART receive/transmit data register | R/W | 00000000 _B | |
| 0054 _H | ESCR | LIN-UART extended status control register | R/W | 00000100 _B | |
| 0055 _H | ECCR | LIN-UART extended communication control register | R/W | 000000XX _B | |
| 0056 _H | SMC10 | UART/SIO serial mode control register 1 ch. 0 | R/W | 00000000 _B | |
| 0057 _H | SMC20 | UART/SIO serial mode control register 2 ch. 0 | R/W | 00100000 _B | |
| 0058 _H | SSR0 | UART/SIO serial status and data register ch. 0 | R/W | 00000001 _B | |
| 0059 _H | TDR0 | UART/SIO serial output data register ch. 0 | R/W | 00000000 _B | |
| 005A _H | RDR0 | UART/SIO serial input data register ch. 0 | R | 00000000 _B | |
| 005B _H to 005F _H | _ | (Disabled) | _ | _ | |
| 0060 _H | IBCR00 | I ² C bus control register 0 | R/W | 00000000 _B | |
| 0061 _H | IBCR10 | I ² C bus control register 1 | R/W | 00000000 _B | |
| 0062 _H | IBSR0 | I ² C bus status register | R/W | 00000000 _B | |
| 0063 _H | IDDR0 | I ² C data register | R/W | 00000000 _B | |
| 0064 _H | IAAR0 | I ² C address register | R/W | 00000000 _B | |
| 0065 _H | ICCR0 | I ² C clock control register | R/W | 00000000 _B | |
| 0066 _H | OPCUR | 16-bit MPG output control register (upper) | R/W | 00000000 _B | |
| 0067 _H | OPCLR | 16-bit MPG output control register (lower) | R/W | 00000000 _B | |
| 0068 _H | IPCUR | 16-bit MPG input control register (upper) | R/W | 00000000 _B | |
| 0069 _H | IPCLR | 16-bit MPG input control register (lower) | R/W | 00000000 _B | |



| Address | Register abbreviation | Register name | R/W | Initial value |
|--|-----------------------|---|-----|-----------------------|
| 006A _H | NCCR | 16-bit MPG noise cancellation control register | R/W | 00000000 _B |
| 006B _H | TCSR | 16-bit MPG timer control status register | R/W | 00000000 _B |
| 006C _H | ADC1 | 8/10-bit A/D converter control register 1 | R/W | 00000000 _B |
| 006D _H | ADC2 | 8/10-bit A/D converter control register 2 | R/W | 00000000 _B |
| 006E _H | ADDH | 8/10-bit A/D converter data register (upper) | R/W | 00000000 _B |
| 006F _H | ADDL | 8/10-bit A/D converter data register (lower) | R/W | 00000000 _B |
| 0070 _H | _ | (Disabled) | _ | — |
| 0071 _H | FSR2 | Flash memory status register 2 | R/W | 00000000 _B |
| 0072 _H | FSR | Flash memory status register | R/W | 000X0000 _B |
| 0073 _H | SWRE0 | Flash memory sector write control register 0 | R/W | 00000000 _B |
| 0074 _H | FSR3 | Flash memory status register 3 | R | 0000XXXX _B |
| 0075 _H | _ | (Disabled) | _ | — |
| 0076 _H | WREN | Wild register address compare enable register | R/W | 00000000 _B |
| 0077 _H | WROR | Wild register data test setting register | R/W | 00000000 _B |
| 0078 _H | _ | Mirror of register bank pointer (RP) and mirror of direct bank pointer (DP) | _ | — |
| 0079 _H | ILR0 | Interrupt level setting register 0 | R/W | 11111111 _B |
| 007A _H | ILR1 | Interrupt level setting register 1 | R/W | 11111111 _B |
| 007B _H | ILR2 | Interrupt level setting register 2 | R/W | 11111111 _B |
| 007C _H | ILR3 | Interrupt level setting register 3 | R/W | 11111111 _B |
| 007D _H | ILR4 | Interrupt level setting register 4 | R/W | 11111111 _B |
| 007E _H | ILR5 | Interrupt level setting register 5 | R/W | 11111111 _B |
| 007F _H | _ | (Disabled) | _ | — |
| 0F80 _H | WRARH0 | Wild register address setting register (upper) ch. 0 | R/W | 00000000 _B |
| 0F81 _H | WRARL0 | Wild register address setting register (lower) ch. 0 | R/W | 00000000 _B |
| 0F82 _H | WRDR0 | Wild register data setting register ch. 0 | R/W | 00000000 _B |
| 0F83 _H | WRARH1 | Wild register address setting register (upper) ch. 1 | R/W | 00000000 _B |
| 0F84 _H | WRARL1 | Wild register address setting register (lower) ch. 1 | R/W | 00000000 _B |
| 0F85 _H | WRDR1 | Wild register data setting register ch. 1 | | 00000000 _B |
| 0F86 _H | WRARH2 | Wild register address setting register (upper) ch. 2 | | 00000000 _B |
| 0F87 _H | WRARL2 | Wild register address setting register (lower) ch. 2 | R/W | 00000000 _B |
| 0F88 _H | WRDR2 | Wild register data setting register ch. 2 | R/W | 00000000 _B |
| 0F89 _H to 0F91 _H | _ | (Disabled) | _ | _ |



| Address | Register abbreviation | Register name | R/W | Initial value |
|--|-----------------------|--|-------|-----------------------|
| 0F92 _H | T01CR0 | 8/16-bit composite timer 01 status control register 0 ch. 0 | R/W | 00000000 _B |
| 0F93 _H | T00CR0 | 8/16-bit composite timer 00 status control register 0 ch. 0 | R/W | 00000000 _B |
| 0F94 _H | T01DR | 8/16-bit composite timer 01 data register ch. 0 | R/W | 00000000 _B |
| 0F95 _H | T00DR | 8/16-bit composite timer 00 data register ch. 0 | R/W | 00000000 _B |
| 0F96 _H | TMCR0 | 8/16-bit composite timer 00/01 timer mode control register ch. 0 | R/W | 00000000 _B |
| 0F97 _H | T11CR0 | 8/16-bit composite timer 11 status control register 0 ch. 1 | R/W | 00000000 _B |
| 0F98 _H | T10CR0 | 8/16-bit composite timer 10 status control register 0 ch. 1 | R/W | 00000000 _B |
| 0F99 _H | T11DR | 8/16-bit composite timer 11 data register ch. 1 | R/W | 00000000 _B |
| 0F9A _H | T10DR | 8/16-bit composite timer 10 data register ch. 1 | R/W | 00000000 _B |
| 0F9B _H | TMCR1 | 8/16-bit composite timer 10/11 timer mode control register ch. 1 | R/W | 00000000 _B |
| 0F9C _H | PPS01 | 8/16-bit PPG01 cycle setting buffer register ch. 0 | R/W | 11111111 _B |
| 0F9D _H | PPS00 | 8/16-bit PPG00 cycle setting buffer register ch. 0 | R/W | 11111111 _B |
| 0F9E _H | PDS01 | 8/16-bit PPG01 duty setting buffer register ch. 0 | R/W | 11111111 _B |
| 0F9F _H | PDS00 | 8/16-bit PPG00 duty setting buffer register ch. 0 | R/W | 11111111 _B |
| 0FA0 _H | PPS11 | 8/16-bit PPG11 cycle setting buffer register ch. 1 | R/W | 11111111 _B |
| 0FA1 _H | PPS10 | 8/16-bit PPG10 cycle setting buffer register ch. 1 | R/W | 11111111 _B |
| 0FA2 _H | PDS11 | 8/16-bit PPG11 duty setting buffer register ch. 1 | R/W | 11111111 _B |
| 0FA3 _H | PDS10 | 8/16-bit PPG10 duty setting buffer register ch. 1 | | 11111111 _B |
| 0FA4 _H | PPGS | 8/16-bit PPG startup register | R/W | 00000000 _B |
| 0FA5 _H | REVC | 8/16-bit PPG output reverse register | R/W | 00000000 _B |
| 0FA6 _H | PPS21 | 8/16-bit PPG21 cycle setting buffer register ch. 2 | R/W | 11111111 _B |
| 0FA7 _H | PPS20 | 8/16-bit PPG20 cycle setting buffer register ch. 2 | R/W | 11111111 _B |
| 0540 | TMRH1 | 16-bit timer register (upper) ch. 1 | DAA | 0000000 |
| 0FA8 _H | TMRLRH1 | 16-bit reload register (upper) ch. 1 | R/W | 00000000 _B |
| 0540 | TMRL1 | 16-bit timer register (lower) ch. 1 | | 0000000 |
| 0FA9 _H | TMRLRL1 | 16-bit reload register (lower) ch. 1 | — R/W | 00000000 _B |
| 0FAA _H | PDS21 | 8/16-bit PPG21 duty setting buffer register ch. 2 | R/W | 11111111 _B |
| 0FAB _H | PDS20 | 8/16-bit PPG20 duty setting buffer register ch. 2 | R/W | 11111111 _B |
| 0FAC _H to 0FAF _H | _ | (Disabled) | _ | _ |
| 0FB0 _H | PDCRH1 | 16-bit PPG down counter register (upper) ch. 1 | R | 00000000 _B |
| 0FB1 _H | PDCRL1 | 16-bit PPG down counter register (lower) ch. 1 | R | 00000000 _B |
| 0FB2 _H | PCSRH1 | 16-bit PPG cycle setting buffer register (upper) ch. 1 | R/W | 11111111 _B |
| 0FB3 _H | PCSRL1 | 16-bit PPG cycle setting buffer register (lower) ch. 1 | R/W | 11111111 _B |
| 0FB4 _H | PDUTH1 | 16-bit PPG duty setting buffer register (upper) ch. 1 | R/W | 11111111 _B |
| 0FB5 _H | PDUTL1 | 16-bit PPG duty setting buffer register (lower) ch. 1 | R/W | 11111111 _B |



| Address | Register abbreviation | Register name | R/W | Initial value |
|--|-----------------------|---|-----|-----------------------|
| 0FB6 _H to 0FBB _H | _ | (Disabled) | _ | _ |
| 0FBC _H | BGR1 | LIN-UART baud rate generator register 1 | R/W | 00000000 _B |
| 0FBD _H | BGR0 | LIN-UART baud rate generator register 0 | R/W | 00000000 _B |
| 0FBE _H | PSSR0 | UART/SIO dedicated baud rate generator prescaler select register ch. 0 | R/W | 00000000 _B |
| 0FBF _H | BRSR0 | UART/SIO dedicated baud rate generator baud rate setting register ch. 0 | R/W | 00000000 _B |
| 0FC0 _H to 0FC2 _H | _ | (Disabled) | _ | _ |
| 0FC3 _H | AIDRL | A/D input disable register (lower) | R/W | 00000000 _B |
| 0FC4 _H | OPDBRH0 | 16-bit MPG output data buffer register (upper) ch. 0 | R/W | 00000000 _B |
| 0FC5 _H | OPDBRL0 | 16-bit MPG output data buffer register (lower) ch. 0 | R/W | 00000000 _B |
| 0FC6 _H | OPDBRH1 | 16-bit MPG output data buffer register (upper) ch. 1 | R/W | 00000000 _B |
| 0FC7 _H | OPDBRL1 | 16-bit MPG output data buffer register (lower) ch. 1 | R/W | 00000000 _B |
| 0FC8 _H | OPDBRH2 | 16-bit MPG output data buffer register (upper) ch. 2 | R/W | 00000000 _B |
| 0FC9 _H | OPDBRL2 | 16-bit MPG output data buffer register (lower) ch. 2 | R/W | 00000000 _B |
| 0FCA _H | OPDBRH3 | 16-bit MPG output data buffer register (upper) ch. 3 | R/W | 00000000 _B |
| 0FCB _H | OPDBRL3 | 16-bit MPG output data buffer register (lower) ch. 3 | R/W | 00000000 _B |
| 0FCC _H | OPDBRH4 | 16-bit MPG output data buffer register (upper) ch. 4 | R/W | 00000000 _B |
| 0FCD _H | OPDBRL4 | 16-bit MPG output data buffer register (lower) ch. 4 | R/W | 00000000 _B |
| 0FCE _H | OPDBRH5 | 16-bit MPG output data buffer register (upper) ch. 5 | R/W | 00000000 _B |
| 0FCF _H | OPDBRL5 | 16-bit MPG output data buffer register (lower) ch. 5 | R/W | 00000000 _B |
| 0FD0 _H | OPDBRH6 | 16-bit MPG output data buffer register (upper) ch. 6 | R/W | 00000000 _B |
| 0FD1 _H | OPDBRL6 | 16-bit MPG output data buffer register (lower) ch. 6 | R/W | 00000000 _B |
| 0FD2 _H | OPDBRH7 | 16-bit MPG output data buffer register (upper) ch. 7 | R/W | 00000000 _B |
| 0FD3 _H | OPDBRL7 | 16-bit MPG output data buffer register (lower) ch. 7 | R/W | 00000000 _B |
| 0FD4 _H | OPDBRH8 | 16-bit MPG output data buffer register (upper) ch. 8 | R/W | 00000000 _B |
| 0FD5 _H | OPDBRL8 | 16-bit MPG output data buffer register (lower) ch. 8 | R/W | 00000000 _B |
| 0FD6 _H | OPDBRH9 | 16-bit MPG output data buffer register (upper) ch. 9 | R/W | 00000000 _B |
| 0FD7 _H | OPDBRL9 | 16-bit MPG output data buffer register (lower) ch. 9 | R/W | 00000000 _B |
| 0FD8 _H | OPDBRHA | 16-bit MPG output data buffer register (upper) ch. A | R/W | 00000000 _B |
| 0FD9 _H | OPDBRLA | 16-bit MPG output data buffer register (lower) ch. A | R/W | 00000000 _B |
| 0FDA _H | OPDBRHB | 16-bit MPG output data buffer register (upper) ch. B | R/W | 00000000 _B |
| 0FDB _H | OPDBRLB | 16-bit MPG output data buffer register (lower) ch. B | R/W | 00000000 _B |
| 0FDC _H | OPDUR | 16-bit MPG output data register (upper) | R | 0000XXXX _B |
| 0FDD _H | OPDLR | 16-bit MPG output data register (lower) | R | XXXXXXXAB |
| 0FDE _H | CPCUR | 16-bit MPG compare clear register (upper) | R/W | XXXXXXXAB |
| 0FDF _H | CPCLR | 16-bit MPG compare clear register (lower) | R/W | XXXXXXXAB |



| Address | Register abbreviation | Register name | R/W | Initial value |
|--|--------------------------|--|-----|-----------------------|
| 0FE0 _H , 0FE1 _H | _ | (Disabled) | _ | — |
| 0FE2 _H | TMBUR | 16-bit MPG timer buffer register (upper) | R | XXXXXXXXB |
| 0FE3 _H | TMBLR | 16-bit MPG timer buffer register (lower) | R | XXXXXXXX _B |
| 0FE4 _H | CRTH | Main CR clock trimming register (upper) | R/W | 0XXXXXXX _B |
| 0FE5 _H | CRTL | Main CR clock trimming register (lower) | R/W | 00XXXXXX _B |
| 0FE6 _H , 0FE7 _H | _ | (Disabled) | _ | — |
| 0FE8 _H | SYSC | System configuration register | R/W | 11000011 _B |
| 0FE9 _H | CMCR | Clock monitoring control register | R/W | 00000000 _B |
| 0FEA _H | CMDR | Clock monitoring data register | R | 00000000 _B |
| 0FEB _H | WDTH | Watchdog timer selection ID register (upper) | R | XXXXXXXX _B |
| 0FEC _H | WDTL | Watchdog timer selection ID register (lower) | R | XXXXXXXX _B |
| 0FED _H | _ | (Disabled) | — | — |
| 0FEE _H | ILSR | Input level select register | R/W | 00000000 _B |
| 0FEF _H | WICR | Interrupt pin control register | R/W | 01000000 _B |
| 0FF0 _H to 0FFF _H | _ | (Disabled) | _ | _ |

R/W access symbols

- R/W : Readable / Writable
- R : Read only
- W : Write only

Initial value symbols

- 0 : The initial value of this bit is "0".
- 1 : The initial value of this bit is "1".
- X : The initial value of this bit is indeterminate.

Note: Do not write to an address that is "(Disabled)". If a "(Disabled)" address is read, an indeterminate value is returned.



12. Interrupt Source Table

| | . | Vector tab | le address | | Priority order of |
|---|--------------------------------|-------------------|-------------------|--|---|
| Interrupt source | Interrupt request number | Upper | Lower | Bit name of interrupt level setting register | interrupt sources of the same level (occurring simultaneously) |
| External interrupt ch. 0, ch. 4 | IRQ00 | FFFA _H | FFFB _H | L00 [1:0] | High |
| External interrupt ch. 1, ch. 5 | IRQ01 | FFF8 _H | FFF9 _H | L01 [1:0] | |
| External interrupt ch. 2, ch. 6 | IRQ02 | FFF6 _H | FFF7 _H | L02 [1:0] | |
| External interrupt ch. 3, ch. 7 | IRQ03 | FFF4 _H | FFF5 _H | L03 [1:0] | |
| UART/SIO ch. 0, MPG (DTTI) | IRQ04 | FFF2 _H | FFF3 _H | L04 [1:0] | |
| 8/16-bit composite timer ch. 0 (lower) | IRQ05 | FFF0 _H | FFF1 _H | L05 [1:0] | |
| 8/16-bit composite timer ch. 0 (upper) | IRQ06 | FFEE _H | FFEF _H | L06 [1:0] | |
| LIN-UART (reception) | IRQ07 | FFEC _H | FFED _H | L07 [1:0] | |
| LIN-UART (transmission) | IRQ08 | FFEA _H | FFEB _H | L08 [1:0] | |
| 8/16-bit PPG ch. 1 (lower) | IRQ09 | FFE8 _H | FFE9 _H | L09 [1:0] | |
| 8/16-bit PPG ch. 1 (upper) | IRQ10 | FFE6 _H | FFE7 _H | L10 [1:0] | |
| 8/16-bit PPG ch. 2 (upper) | IRQ11 | FFE4 _H | FFE5 _H | L11 [1:0] | |
| 8/16-bit PPG ch. 0 (upper) | IRQ12 | FFE2 _H | FFE3 _H | L12 [1:0] | |
| 8/16-bit PPG ch. 0 (lower) | IRQ13 | FFE0 _H | FFE1 _H | L13 [1:0] | |
| 8/16-bit composite timer ch. 1 (upper) | IRQ14 | FFDE _H | FFDF _H | L14 [1:0] | |
| 8/16-bit PPG ch. 2 (lower) | IRQ15 | FFDC _H | FFDD _H | L15 [1:0] | |
| 16-bit reload timer ch. 1, MPG (write tim- ing/compare clear), I ² C | IRQ16 | FFDA _H | FFDB _H | L16 [1:0] | |
| 16-bit PPG timer ch. 1, MPG (position de- tection/compare match) | IRQ17 | FFD8 _H | FFD9 _H | L17 [1:0] | |
| 8/10-bit A/D converter | IRQ18 | FFD6 _H | FFD7 _H | L18 [1:0] | |
| Time-base timer | IRQ19 | FFD4 _H | FFD5 _H | L19 [1:0] | |
| Watch prescaler | IRQ20 | FFD2 _H | FFD3 _H | L20 [1:0] | |
| External interrupt ch. 8, ch. 9 | IRQ21 | FFD0 _H | FFD1 _H | L21 [1:0] | |
| 8/16-bit composite timer ch. 1 (lower) | IRQ22 | FFCE _H | FFCF _H | L22 [1:0] | |
| Flash memory | IRQ23 | FFCC _H | FFCD _H | L23 [1:0] | |
| | | | | | Low |



13. Electrical Characteristics

13.1 Absolute Maximum Ratings

| Demonster | 0 | Rat | ing | 11 | Demerler |
|--|----------------------|-----------------------|---------------------|------|---|
| Parameter | Symbol | Min | Max | Unit | Remarks |
| Power supply voltage*1 | V _{CC} | V _{SS} – 0.3 | V _{SS} + 6 | V | |
| Input voltage*1 | VI | V _{SS} - 0.3 | V _{SS} + 6 | V | *2 |
| Output voltage*1 | V _O | V _{SS} - 0.3 | V _{SS} + 6 | V | *2 |
| Maximum clamp current | I _{CLAMP} | -2 | +2 | mA | Applicable to specific pins ^{*3} |
| Total maximum clamp current | $\Sigma _{CLAMP} $ | | 20 | mA | Applicable to specific pins ^{*3} |
| "L" level maximum output cur- | I _{OL1} | | 15 | mA | Other than P62 to P67 |
| rent | I _{OL2} | _ | 15 | | P62 to P67 |
| "L" level average current | I _{OLAV1} | _ | 4 | - mA | Other than P62 to P67 Average output current = operating current × operating ratio (1 pin) |
| L level average current | I _{OLAV2} | _ | 12 | | P62 to P67 Average output current = operating current × operating ratio (1 pin) |
| "L" level total maximum output current | ΣI_{OL} | — | 100 | mA | |
| "L" level total average output current | ΣI_{OLAV} | — | 50 | mA | Total average output current = operating current × operating ratio (Total number of pins) |
| "H" level maximum output cur- | I _{OH1} | — | -15 | mA | Other than P62 to P67 |
| rent | I _{OH2} | — | -15 | | P62 to P67 |
| "I Playel average averagt | I _{OHAV1} | _ | -4 | - mA | Other than P62 to P67 Average output current = operating current × operating ratio (1 pin) |
| "H" level average current | I _{OHAV2} | _ | -8 | | P62 to P67 Average output current = operating current × operating ratio (1 pin) |
| "H" level total maximum output current | ΣI_{OH} | _ | -100 | mA | |
| "H" level total average output current | ΣΙ _{ΟΗΑV} | _ | -50 | mA | Total average output current = operating current × operating ratio (Total number of pins) |
| Power consumption | Pd | — | 320 | mW | |
| Operating temperature | T _A | -40 | +85 | °C | |
| Storage temperature | Tstg | -55 | +150 | °C | |



- *1: The parameter is based on V_{SS} = 0.0 V.
- *2: V_I and V_O must not exceed V_{CC} + 0.3 V. V_I must not exceed the rated voltage. However, if the maximum current to/from an input is limited by means of an external component, the I_{CLAMP} rating is used instead of the V_I rating.

*3: Applicable to the following pins: P00 to P07, P10, P11, P13 to P17, P62 to P67, PF0, PF1, PG1 and PG2

- Use under recommended operating conditions.
- Use with DC voltage (current).
- The HV (High Voltage) signal is an input signal exceeding the V_{CC} voltage. Always connect a limiting resistor between the HV (High Voltage) signal and the microcontroller before applying the HV (High Voltage) signal.
- The value of the limiting resistor should be set to a value at which the current to be input to the microcontroller pin when the HV (High Voltage) signal is input is below the standard value, irrespective of whether the current is transient current or stationary current.
- When the microcontroller drive current is low, such as in low power consumption modes, the HV (High Voltage) input potential
 may pass through the protective diode to increase the potential of the V_{CC} pin, affecting other devices.
- If the HV (High Voltage) signal is input when the microcontroller power supply is off (not fixed at 0 V), since power is supplied from the pins, incomplete operations may be executed.
- If the HV (High Voltage) input is input after power-on, since power is supplied from the pins, the voltage of power supply may not be sufficient to enable a power-on reset.
- Do not leave the HV (High Voltage) input pin unconnected.
- Example of a recommended circuit



WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

13.2 Recommended Operating Conditions

 $(V_{SS} = 0.0 V)$

| Parameter | Symbol | Value | | Unit | Remarks | | | | |
|--------------------------|-----------------|---------------------|-------------------|---------------------------------------|-------------------------------|-------------------------------|--|--|--|
| Falameter | Min Max | | | Kemarka | | | | | |
| | | 2.4* ^{1*2} | 5.5* ¹ | 5.5 ^{*1} In normal operation | | Other than on-chip debug mode | | | |
| Power supply | | 2.3 5.5 | | v | Hold condition in stop mode | Other than on-chip debug mode | | | |
| voltage | V _{CC} | 2.9 | 5.5 | v | In normal operation | On ship dahug mada | | | |
| | | 2.3 | 5.5 | | Hold condition in stop mode | On-chip debug mode | | | |
| Smoothing ca- pacitor | C _S | 0.022 | 1 | μF | *3 | | | | |
| | | -40 | +85 | - °C | Other than on-chip debug mode | | | | |
| perature | T _A | +5 | +35 | | On-chip debug mode | | | | |



- *1: The value varies depending on the operating frequency, the machine clock and the analog guaranteed range.
- *2: This value becomes 2.88 V when the low-voltage detection reset is used.
- *3: Use a ceramic capacitor or a capacitor with equivalent frequency characteristics. The bypass capacitor for the V_{CC} pin must have a capacitance larger than C_S. For the connection to a smoothing capacitor C_S, see the diagram below. To prevent the device from unintentionally entering an unknown mode due to noise, minimize the distance between the C pin and C_S and the distance between C_S and the V_{SS} pin when designing the layout of a printed circuit board.



WARNING: The recommended operating conditions are required in order to ensure the normal operation of the semiconductor device. All of the device's electrical characteristics are warranted when the device is operated within these ranges.

Always use semiconductor devices within their recommended operating condition ranges. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses, operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their representatives beforehand.



13.3 DC Characteristics

(V_{CC} = 5.0 V±10%, V_{SS} = 0.0 V, T_A = -40°C to +85°C)

| D | | | | | Value | | | |
|--|-------------------|---|--|-----------------------|-------|-----------------------|------|--|
| Parameter | Symbol | Pin name | Condition | Min | Тур | Max | Unit | Remarks |
| | V _{IHI} | P04, P16, P60, P61 | *1 | 0.7 V _{CC} | _ | V _{CC} + 0.3 | v | When CMOS input level (hysteresis input) is se- lected |
| "H" level input voltage | V _{IHS} | P00 to P07, P10 to P17, P60 to P67, PF0, PF1, PG1, PG2 | *1 | 0.8 V _{CC} | _ | V _{CC} + 0.3 | v | Hysteresis input |
| | V _{IHM} | PF2 | — | 0.7 V _{CC} | — | V _{CC} + 0.3 | V | Hysteresis input |
| | V _{IL} | P04, P16, P60, P61 | *1 | V _{SS} - 0.3 | _ | 0.3 V _{CC} | v | When CMOS input level (hysteresis input) is se- lected |
| "L" level input voltage | V _{ILS} | P00 to P07, P10 to P17, P60 to P67, PF0, PF1, PG1, PG2 | *1 | V _{SS} - 0.3 | _ | 0.2 V _{CC} | v | Hysteresis input |
| | V _{ILM} | PF2 | — | V _{SS} - 0.3 | | 0.3 V _{CC} | V | Hysteresis input |
| Open-drain output applica- tion voltage | V _D | P12, P60, P61, PF2 | _ | V _{SS} – 0.3 | _ | V _{SS} + 5.5 | v | |
| "H" level output voltage | V _{OH1} | Output pins other than P12, P60 to P67, PF2 | I _{OH} = -4 mA | V _{CC} – 0.5 | _ | _ | v | |
| | V _{OH2} | P62 to P67 | I _{OH} = -8 mA | V _{CC} - 0.5 | _ | — | V | |
| "L" level output | V _{OL1} | Output pins other than P62 to P67 | I _{OL} = 4 mA | — | _ | 0.4 | V | |
| voltage | V _{OL2} | P62 to P67 | I _{OL} = 12 mA | — | — | 0.4 | V | |
| Input leak cur- rent (Hi-Z out- put leak current) | I _{LI} | All input pins | 0.0 V < V _I < V _{CC} | -5 | _ | +5 | μA | When pull-up resistance is disabled |
| Pull-up resis- tance | R _{PULL} | P00 to P07, P10, P11, P13 to P17, PG1, PG2 | V ₁ = 0 V | 25 | 50 | 100 | kΩ | When pull-up resistance is enabled |
| Input capaci- tance | C _{IN} | Other than V_{CC} and V_{SS} | f = 1 MHz | _ | 5 | 15 | pF | |





| Deremeter | Symbol | Pin name | Condition | | Value | | Unit | Pomarks |
|---------------------------------------|-------------------|--|--|-----|-------|------|------|---|
| Parameter | Symbol | Pin name | Condition | Min | Тур | Мах | Unit | Remarks |
| | | | V _{CC} = 5.5 V F _{CH} = 32 MHz | _ | 13 | 17 | mA | Flash memory product (except writing and erasing) |
| | I _{CC} | | $F_{MP} = 16 \text{ MHz}$ Main clock mode (divided by 2) | _ | 20.5 | 26.5 | mA | Flash memory product (at writing and eras- ing) |
| | | | | — | 15 | 21 | mA | At A/D conversion |
| Power supply current* ² | I _{CCS} | | $V_{CC} = 5.5 V$ $F_{CH} = 32 MHz$ $F_{MP} = 16 MHz$ Main sleep mode (divided by 2) | _ | 5.5 | 9 | mA | |
| | I _{CCL} | V _{CC} (External clock op- eration) | $V_{CC} = 5.5 V$ $F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Subclock mode (divided by 2) $T_{A} = +25^{\circ}C$ | _ | 65 | 153 | μΑ | |
| | I _{CCLS} | | $V_{CC} = 5.5 V$ $F_{CL} = 32 \text{ kHz}$ $F_{MPL} = 16 \text{ kHz}$ Subsleep mode (divided by 2) $T_A = +25^{\circ}C$ | _ | 10 | 84 | μΑ | |
| | I _{сст} | | V_{CC} = 5.5 V F_{CL} = 32 kHz Watch mode Main stop mode T_A = +25°C | _ | 5 | 30 | μA | |
| | ICCMCR | | V_{CC} = 5.5 V F_{CRH} = 12.5 MHz F_{MP} = 12.5 MHz Main CR clock mode | _ | 10 | 13.2 | mA | |
| | ICCSCR | V _{CC} | V_{CC} = 5.5 V Sub-CR clock mode (divided by 2) T_A = +25°C | _ | 110 | 410 | μA | |

(V_{CC} = 5.0 V±10%, V_{SS} = 0.0 V, T_A = -40° C to $+85^{\circ}$ C)



| (0011111000) | $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}$ | | | | | | | | | | | |
|---------------------------------------|---|--|--|-----|-------|------|------|----------|--|--|--|--|
| Parameter | Symbol | Pin name | Condition | | Value | | Unit | Remarks | | | | |
| Falametei | | Fininanie | Condition | Min | Тур | Мах | Onit | Kennarks | | | | |
| Power supply current* ² | I _{CCTS} | V _{CC} (External clock op- | V_{CC} = 5.5 V F_{CH} = 32 MHz Time-base timer mode T_A = +25°C | _ | 1.1 | 3 | mA | | | | | |
| | I _{ССН} | eration) | $V_{CC} = 5.5 V$ Substop mode $T_A = +25^{\circ}C$ | _ | 3.5 | 22.5 | μA | | | | | |
| | I _{LVD} | | Current consumption for low-voltage detection circuit only | _ | 37 | 54 | μA | | | | | |
| | I _{CRH} | V _{CC} | Current consumption for the main CR oscillator | _ | 0.5 | 0.6 | mA | | | | | |
| | I _{CRL} | | Current consumption for the sub-CR oscillator os- cillating at 100 kHz | _ | 20 | 72 | μA | | | | | |

*1: The input levels of P04, P16, P60 and P61 can be switched between "CMOS input level" and "hysteresis input level". The input level selection register (ILSR) is used to switch between the two input levels.

- *2: The power supply current is determined by the external clock. When the low-voltage detection option is selected, the power-supply current will be the sum of adding the current consumption of the low-voltage detection circuit (I_{LVD}) to one of the value from I_{CC} to I_{CCH}. In addition, when both the low-voltage detection option and the CR oscillator are selected, the power supply current will be the sum of adding up the current consumption of the low-voltage detection circuit, the current consumption of the CR oscillators (I_{CRH}, I_{CRL}) and a specified value. In on-chip debug mode, the CR oscillator (I_{CRH}) and the low-voltage detection circuit are always enabled, and current consumption therefore increases accordingly.
 - See "4. AC Characteristics: (1) Clock Timing" for F_{CH} and F_{CL} .
 - See "4. AC Characteristics: (2) Source Clock/Machine Clock" for F_{MP} and F_{MPL} .



13.4 AC Characteristics

13.4.1 Clock Timing

| | | | 0 | | Value | | | | |
|----------------------------|--------------------------------------|-----------------|-----------|---------|--------|---------|------|---|--|
| Parameter | Symbol | Pin name | Condition | Min | Тур | Max | Unit | Remarks | |
| | | X0, X1 | _ | 1 | _ | 16.25 | MHz | When the main oscillation cir- cuit is used | |
| | - | X0 | X1: open | 1 | _ | 12 | MHz | | |
| | F _{CH} | X0, X1 | * | 1 | _ | 32.5 | MHz | When the main external clock is | |
| | | HCLK1, HCLK2 | _ | 1 | _ | 32.5 | MHz | used | |
| | | | | 12.25 | 12.5 | 12.75 | MHz | | |
| | | | | 9.8 | 10 | 10.2 | MHz | When the main CR clock is used | |
| | | _ | | 7.84 | 8 | 8.16 | MHz | $T_A = -10^{\circ}C$ to +85°C | |
| Clock frequency | - | | | 0.98 | 1 | 1.02 | MHz | | |
| - | F _{CRH} | | | 12.1875 | 12.5 | 12.8125 | MHz | | |
| | | | _ | 9.75 | 10 | 10.25 | MHz | When the main CR clock is | |
| | | _ | | 7.8 | 8 | 8.2 | MHz | used T _A = -40°C to -10°C | |
| | | | | 0.975 | 1 | 1.025 | MHz | | |
| | F _{CL} | X0A, X1A | | | 32.768 | _ | kHz | When the sub-oscillation circuit is used | |
| | | | | | 32.768 | _ | kHz | When the sub-external clock is used | |
| | F _{CRL} | — | | 50 | 100 | 200 | kHz | When the sub-CR clock is used | |
| | | X0, X1 | _ | 61.5 | _ | 1000 | ns | When the main oscillation cir- cuit is used | |
| | | X0 | X1: open | 83.4 | _ | 1000 | ns | | |
| Clock cycle time | t _{HCYL} | X0, X1 | * | 30.8 | _ | 1000 | ns | When the external clock is used | |
| | | HCLK1, HCLK2 | _ | 30.8 | _ | 1000 | ns | - when the external clock is use | |
| | t _{LCYL} | X0A, X1A | _ | | 30.5 | _ | μs | When the subclock is used | |
| | | X0 | X1: open | 33.4 | — | — | ns | | |
| | t _{WH1} | X0, X1 | * | 12.4 | — | — | ns | When the external cleak is | |
| Input clock pulse width | t _{WL1} | HCLK1, HCLK2 | _ | 12.4 | _ | _ | ns | When the external clock is used, the duty ratio should range between 40% and 60%. | |
| | t _{WH2} t _{WL2} | X0A | — | — | 15.2 | — | μs | | |
| | | X0 | X1: open | — | _ | 5 | ns | | |
| Input clock rise | t _{CR} | X0, X1 | * | — | — | 5 | ns | When the external clock is used | |
| time and fall time | t _{CF} | HCLK1, HCLK2 | _ | _ | _ | 5 | ns | When the external Clock is USEU | |
| CR oscillation start | t _{CRHWK} | — | _ | — | _ | 80 | μs | When the main CR clock is used | |
| ime | t _{CRLWK} | _ | _ | | _ | 10 | μs | When the sub-CR clock is used | |

(V_{CC} = 2.4 V to 5.5 V, V_{SS} = 0.0 V, T_A = –40°C to +85°C)

*: The external clock signal is input to X0 and the inverted external clock signal to X1.















13.4.2 Source Clock/Machine Clock

(V_{CC} = 5.0 V±10%, V_{SS} = 0.0 V, T_A = –40°C to +85°C)

| Parameter | Symbol | Pin | | Value | | Unit | Remarks |
|--|-------------------|------|--------|--------|--------|------|---|
| Farameter | Symbol | name | Min | Тур | Max | Unit | Reindiks |
| | | | 61.5 | _ | 2000 | ns | When the main external clock is used Min: F_{CH} = 32.5 MHz, divided by 2 Max: F_{CH} = 1 MHz, divided by 2 |
| Source clock cy- cle time* ¹ | t _{SCLK} | _ | 80 | _ | 1000 | ns | When the main CR clock is used Min: F _{CRH} = 12.5 MHz Max: F _{CRH} = 1 MHz |
| | | | _ | 61 | _ | μs | When the sub-oscillation clock is used F_{CL} = 32.768 kHz, divided by 2 |
| | | | _ | 20 | — | μs | When the sub-CR clock is used F_{CRL} = 100 kHz, divided by 2 |
| | E | | 0.5 | — | 16.25 | MHz | When the main oscillation clock is used |
| Source clock fre- quency | F _{SP} | | 1 | — | 12.5 | MHz | When the main CR clock is used |
| | | — | _ | 16.384 | — | kHz | When the sub-oscillation clock is used |
| | F _{SPL} | | _ | 50 | _ | kHz | When the sub-CR clock is used F_{CRL} = 100 kHz, divided by 2 |
| | | | 61.5 | _ | 32000 | ns | When the main oscillation clock is used Min: F _{SP} = 16.25 MHz, no division Max: F _{SP} = 0.5 MHz, divided by 16 |
| Machine clock cy- cle time ^{*2} (minimum instruc- | t | | 80 | _ | 16000 | ns | When the main CR clock is used Min: F _{SP} = 12.5 MHz Max: F _{SP} = 1 MHz, divided by 16 |
| tion execution time) | t _{MCLK} | | 61 | _ | 976.5 | μs | When the sub-oscillation clock is used Min: F_{SPL} = 16.384 kHz, no division Max: F_{SPL} = 16.384 kHz, divided by 16 |
| | | | 20 | _ | 320 | μs | When the sub-CR clock is used Min: F _{SPL} = 50 kHz, no division Max: F _{SPL} = 50 kHz, divided by 16 |
| | F _{MP} | | 0.031 | _ | 16.25 | MHz | When the main oscillation clock is used |
| Machine clock fre- | ' MP | | 0.0625 | | 12.5 | MHz | When the main CR clock is used |
| quency | | — | 1.024 | — | 16.384 | kHz | When the sub-oscillation clock is used |
| | F _{MPL} | | 3.125 | _ | 50 | kHz | When the sub-CR clock is used F _{CRL} = 100 kHz |

*1: This is the clock before it is divided according to the division ratio set by the machine clock divide ratio select bits (SYCC:DIV1 and DIV0). This source clock is divided to become a machine clock according to the divide ratio set by the machine clock divide ratio select bits (SYCC:DIV1 and DIV0). In addition, a source clock can be selected from the following.

Main clock divided by 2

Main CR clock

Subclock divided by 2

Sub-CR clock divided by 2

*2: This is the operating clock of the microcontroller. A machine clock can be selected from the following.

- Source clock (no division)
- Source clock divided by 4
- Source clock divided by 8
- Source clock divided by 16







13.4.3 External Reset

(V_{CC} = 5.0 V \pm 10%, V_{SS} = 0.0 V, T_A = -40°C to +85°C)

| Parameter | Symbol | Value | | Unit | Remarks |
|------------------------------|-------------------|--|-----|------|--|
| Farameter | Symbol | Min | Max | Unit | Remarks |
| | | 2 t _{MCLK} *1 | | ns | In normal operation |
| RST "L" level pulse width | t _{RSTL} | Oscillation time of the oscillator* 2 + 100 | _ | μs | In stop mode, subclock mode, subsleep mode, watch mode, and power-on |
| | | 100 | _ | μs | In time-base timer mode |

*1: See "(2) Source Clock/Machine Clock" for t_{MCLK}.

*2: The oscillation time of an oscillator is the time for it to reach 90% of its amplitude. The crystal oscillator has an oscillation time of between several ms and tens of ms. The ceramic oscillator has an oscillation time of between hundreds of µs and several ms. The external clock has an oscillation time of 0 ms. The CR oscillator clock has an oscillation time of between several µs and several ms.



13.4.4 Power-on Reset

(V_{SS} = 0.0 V, T_A = -40° C to $+85^{\circ}$ C)

| Parameter | Symbol | Condition | Value | | Unit | Remarks |
|--------------------------|------------------|-----------|-------|-----|------|--------------------------|
| | | | Min | Max | Unit | Reillaiks |
| Power supply rising time | t _R | _ | — | 50 | ms | |
| Power supply cutoff time | t _{OFF} | — | 1 | — | ms | Wait time until power-on |




Note: A sudden change of power supply voltage may activate the power-on reset function. When changing the power supply voltage during the operation, set the slope of rising to a value below within 30 mV/ms as shown below.



13.4.5 Peripheral Input Timing

(V_{CC} = 5.0 V±10%, V_{SS} = 0.0 V, T_A = -40°C to +85°C)

| Parameter | Symbol Pin name | | Val | Unit | |
|----------------------------------|-------------------|-------------------------------|-----------------------|------|------|
| Farameter | Symbol | Fiil name | Min | Мах | Onit |
| Peripheral input "H" pulse width | t _{ILIH} | INT00 to INT09, EC0, EC1,TI1, | 2 t _{MCLK} * | _ | ns |
| Peripheral input "L" pulse width | t _{IHIL} | TRG1 | 2 t _{MCLK} * | | ns |

*: See "Source Clock/Machine Clock" for t_{MCLK}.





13.4.6 LIN-UART Timing

Sampling is executed at the rising edge of the sampling $clock^{*1}$, and serial clock delay is disabled^{*2}. (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 0)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

| Parameter | Symbol | Pin name | Condition | Va | lue | Unit |
|--|--------------------|--------------|---|--|---|------|
| Falameter | Symbol | Fill lidille | Condition | Min | Мах | Onic |
| Serial clock cycle time | t _{SCYC} | SCK | | 5 t _{MCLK} * ³ | — | ns |
| $SCK \downarrow \to SOT$ delay time | t _{SLOVI} | SCK, SOT | Internal clock | -95 | +95 | ns |
| Valid SIN $ ightarrow$ SCK \uparrow | t _{IVSHI} | SCK, SIN | operation output pin: C _L = 80 pF + 1 TTL | t _{MCLK} * ³ + 190 | — | ns |
| ${\rm SCK}\!\uparrow {\rightarrow} {\rm valid} {\rm SIN} {\rm hold} {\rm time}$ | t _{SHIXI} | SCK, SIN | | 0 | — | ns |
| Serial clock "L" pulse width | t _{SLSH} | SCK | | $3 t_{MCLK}^{*3} - t_R$ | — | ns |
| Serial clock "H" pulse width | t _{SHSL} | SCK | | t _{MCLK} * ³ + 95 | — | ns |
| $SCK \downarrow \to SOT$ delay time | t _{SLOVE} | SCK, SOT | External clock | _ | 2 t _{MCLK} * ³ + 95 | ns |
| Valid SIN \rightarrow SCK \uparrow | t _{IVSHE} | SCK, SIN | operation output pin: | 190 | — | ns |
| $SCK\!\uparrow \to validSIN$ hold time | t _{SHIXE} | SCK, SIN | C _L = 80 pF + 1 TTL | t _{MCLK} * ³ + 95 | — | ns |
| SCK fall time | t _F | SCK | | — | 10 | ns |
| SCK rise time | t _R | SCK | | — | 10 | ns |

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

*3: See "(2) Source Clock/Machine Clock" for t_{MCLK}.









Sampling is executed at the falling edge of the sampling $clock^{*1}$, and serial clock delay is disabled^{*2}. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 0)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

| Parameter | Symbol | Pin name | Condition | Va | lue | Unit |
|--|--------------------|--------------|---|--|---|------|
| Falailletei | Symbol | Fill lidille | Condition | Min | Max | |
| Serial clock cycle time | t _{SCYC} | SCK | | 5 t _{MCLK} * ³ | — | ns |
| $SCK\uparrow\toSOT$ delay time | t _{SHOVI} | SCK, SOT | Internal clock | -95 | +95 | ns |
| $Valid\;SIN\toSCK\downarrow$ | t _{IVSLI} | SCK, SIN | operation output pin: C _L = 80 pF + 1 TTL | t _{MCLK} * ³ + 190 | — | ns |
| $SCK \downarrow \to valid \ SIN \ hold \ time$ | t _{SLIXI} | SCK, SIN | | 0 | — | ns |
| Serial clock "H" pulse width | t _{SHSL} | SCK | | $3 t_{MCLK}^{*3} - t_R$ | — | ns |
| Serial clock "L" pulse width | t _{SLSH} | SCK | | t _{MCLK} * ³ + 95 | — | ns |
| $SCK \uparrow \to SOT$ delay time | t _{SHOVE} | SCK, SOT | External clock | | 2 t _{MCLK} * ³ + 95 | ns |
| $Valid\;SIN\toSCK\downarrow$ | t _{IVSLE} | SCK, SIN | operation output pin: | 190 | — | ns |
| $SCK \downarrow \to valid \ SIN \ hold \ time$ | t _{SLIXE} | SCK, SIN | C _L = 80 pF + 1 TTL | t _{MCLK} * ³ + 95 | — | ns |
| SCK fall time | t _F | SCK | | | 10 | ns |
| SCK rise time | t _R | SCK | | _ | 10 | ns |

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

*2: The serial clock delay function is a function used to delay the output signal of the serial clock for half the clock.

*3: See "(2) Source Clock/Machine Clock" for t_{MCLK}.









Sampling is executed at the rising edge of the sampling $clock^{*1}$, and serial clock delay is enabled^{*2}. (ESCR register: SCES bit = 0, ECCR register: SCDE bit = 1)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{ V}_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

| Parameter | Symbol | Pin name | Condition | Va | Unit | |
|---|--------------------|--------------|--------------------------------|--|------------------------------------|------|
| Farameter | Symbol | Fill lidille | Condition | Min | Max | Unit |
| Serial clock cycle time | t _{SCYC} | SCK | | 5 t _{MCLK} * ³ | _ | ns |
| $SCK \uparrow \to SOT \text{ delay time}$ | t _{SHOVI} | SCK, SOT | Internal clock | -95 | +95 | ns |
| $Valid\;SIN\toSCK\;\downarrow$ | t _{IVSLI} | SCK, SIN | operation output pin: | t _{MCLK} * ³ + 190 | — | ns |
| $SCK \downarrow \to valid\;SIN\;hold\;time$ | t _{SLIXI} | SCK, SIN | C _L = 80 pF + 1 TTL | 0 | — | ns |
| $SOT \to SCK \downarrow delay \text{ time}$ | t _{SOVLI} | SCK, SOT | | _ | 4 t _{MCLK} * ³ | ns |

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

*3: See "(2) Source Clock/Machine Clock" for t_{MCLK}.





Sampling is executed at the falling edge of the sampling clock^{*1}, and serial clock delay is enabled^{*2}. (ESCR register: SCES bit = 1, ECCR register: SCDE bit = 1)

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, V_{SS} = 0.0 \text{ V}, T_A = -40^{\circ}\text{C to } +85^{\circ}\text{C})$

| Parameter | Symbol | Pin name | Condition | Va | Unit | |
|--|--------------------|-----------|--------------------------------|--|------------------------------------|------|
| Falameter | Symbol | Fininanie | Condition | Min | Мах | Unit |
| Serial clock cycle time | t _{SCYC} | SCK | | 5 t _{MCLK} * ³ | — | ns |
| $SCK \downarrow \to SOT$ delay time | t _{SLOVI} | SCK, SOT | Internal clock operation | -95 | +95 | ns |
| Valid SIN \rightarrow SCK \uparrow | t _{IVSHI} | SCK, SIN | output pin: | t _{MCLK} * ³ + 190 | — | ns |
| $SCK\uparrow \to valid\;SIN\;hold\;time$ | t _{SHIXI} | SCK, SIN | C _L = 80 pF + 1 TTL | 0 | — | ns |
| $\text{SOT} \rightarrow \text{SCK} \uparrow \text{delay time}$ | t _{SOVHI} | SCK, SOT | | — | 4 t _{MCLK} * ³ | ns |

*1: There is a function used to choose whether the sampling of reception data is performed at a rising edge or a falling edge of the serial clock.

*2: The serial clock delay function is a function that delays the output signal of the serial clock for half clock.

*3: See "(2) Source Clock/Machine Clock" for t_{MCLK}.



13.4.7 Low-voltage Detection

(V_{SS} = 0.0 V, T_A = -40° C to $+85^{\circ}$ C)

| Parameter | Symbol | | Value | | Unit | Remarks |
|---|------------------|------|-------|------|------|--|
| Falanetei | Symbol | Min | Тур | Мах | | Remarks |
| Release voltage | V _{DL+} | 2.52 | 2.7 | 2.88 | V | At power supply rise |
| Detection voltage | V _{DL-} | 2.42 | 2.6 | 2.78 | V | At power supply fall |
| Hysteresis width | V _{HYS} | 70 | 100 | — | mV | |
| Power supply start voltage | V _{off} | _ | — | 2.3 | V | |
| Power supply end voltage | V _{on} | 4.9 | — | — | V | |
| Power supply voltage change time (at power supply rise) | t _r | 3000 | _ | _ | μs | Slope of power supply that the reset release signal generates within the rating (V_{DL+}) |
| Power supply voltage change time (at power supply fall) | t _f | 300 | _ | _ | μs | Slope of power supply that the reset detection signal generates within the rating (V_{DL}) |
| Reset release delay time | t _{d1} | — | — | 300 | μs | |
| Reset detection delay time | t _{d2} | _ | — | 20 | μs | |









13.4.8 I²C Timing

| _ | | | (V _{CC} = 5.0 V± | 10%, AV | V _{SS} = V _S | _{SS} = 0.0 | V, T _A = | -40°C |
|--|---------------------|----------|---------------------------|--------------------|----------------------------------|---------------------|---------------------|-------|
| | | | | | Va | lue | | |
| Parameter | Symbol | Pin name | Condition | Stan- dard-mode | | Fast-mode | | Unit |
| | | | | Min | Max | Min | Max | |
| SCL clock frequency | f _{SCL} | SCL | | 0 | 100 | 0 | 400 | kHz |
| (Repeated) START condition hold time SDA $\downarrow \rightarrow$ SCL \downarrow | t _{HD;STA} | SCL, SDA | | 4.0 | _ | 0.6 | _ | μs |
| SCL clock "L" width | t _{LOW} | SCL | | 4.7 | _ | 1.3 | _ | μs |
| SCL clock "H" width | t _{HIGH} | SCL | | 4.0 | _ | 0.6 | _ | μs |
| (Repeated) START condition hold time SCL $\uparrow \rightarrow$ SDA \downarrow | t _{SU;STA} | SCL, SDA | R = 1.7 kΩ. | 4.7 | _ | 0.6 | _ | μs |
| Data hold time SCL $\downarrow \rightarrow$ SDA $\downarrow \uparrow$ | t _{HD;DAT} | SCL, SDA | $C = 50 \text{ pF}^{*1}$ | 0 | 3.45 ^{*2} | 0 | 0.9 ^{*3} | μs |
| Data setup time SDA $\downarrow \uparrow \rightarrow$ SCL \uparrow | t _{SU;DAT} | SCL, SDA | | 0.25 | _ | 0.1 | _ | μs |
| STOP condition setup time SCL $\uparrow \rightarrow$ SDA \uparrow | t _{su;sто} | SCL, SDA | | 4 | _ | 0.6 | _ | μs |
| Bus free time between STOP condition and START condition | t _{BUF} | SCL, SDA | | 4.7 | _ | 1.3 | _ | μs |

*1: R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

*2: The maximum t_{HD;DAT} in the Standard-mode is applicable only when the time during which the device is holding the SCL signal at "L" (t_{LOW}) does not extend.

*3: A Fast-mode I²C-bus device can be used in a Standard-mode I²C-bus system, provided that the condition of $t_{SU;DAT} \ge 250$ ns is fulfilled.



Document Number: 002-07522 Rev. *A





| Parameter | Sym- | Pin | Condition | Value* ² | | | Remarks | |
|---|---------------------|-------------|--|-----------------------------------|-----------------------------------|------|--|--|
| Falameter | bol | name | Condition | Min | Мах | Unit | Remarks | |
| SCL clock "L" width | t _{LOW} | SCL | | (2 + nm/2)t _{MCLK} - 20 | _ | ns | Master mode | |
| SCL clock "H" width | t _{HIGH} | SCL | | (nm/2)t _{MCLK} – 20 | (nm/2)t _{MCLK} + 20 | ns | Master mode | |
| START condi- tion hold time | ^t hd;sta | SCL, SDA | | (–1 + nm/2)t _{MCLK} – 20 | (–1 + nm)t _{MCLK} + 20 | ns | Master mode Maximum value is applied when m, n = 1, 8. Otherwise, the mini- mum value is ap- plied. | |
| STOP condition setup time | t _{SU;STO} | SCL, SDA | | (1 + nm/2)t _{MCLK} - 20 | (1 + nm/2)t _{MCLK} + 20 | ns | Master mode | |
| START condi- tion setup time | t _{SU;STA} | SCL, SDA | | (1 + nm/2)t _{MCLK} - 20 | (1 + nm/2)t _{MCLK} + 20 | ns | Master mode | |
| Bus free time be- tween STOP condition and START condition | t _{BUF} | SCL, SDA | R = 1.7 kΩ, C = 50 pF* ¹ | (2 nm + 4)t _{MCLK} – 20 | _ | ns | | |
| Data hold time | t _{HD;DAT} | SCL, SDA | | 3 t _{MCLK} – 20 | _ | ns | Master mode | |
| Data setup time | t _{su;dat} | SCL, SDA | | (-2 + nm/2)t _{MCLK} - 20 | (-1 + nm/2)t _{MCLK} + 20 | ns | Master mode When assuming that "L" of SCL is not ex- tended, the minimum value is applied to first bit of continuous data. Otherwise, the maxi- mum value is ap- plied. | |
| Setup time be- tween clearing interrupt and SCL rising | t _{su;int} | SCL | | (nm/2)t _{MCLK} – 20 | (1 + nm/2)t _{MCLK} + 20 | ns | Minimum value is applied to interrupt at 9th SCL \downarrow . Maximum value is applied to the interrupt at the 8th SCL \downarrow . | |

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{AV}_{SS} = \text{V}_{SS} = 0.0 \text{ V}, \text{T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$

(Continued)



(Continued)

| | | | | | | *55 | = 0.0 V, 1 _A = -40°C | |
|--|---------------------|-------------|--|--|------|------|--|--|
| Parameter | Sym- | Pin | Condition | Valu | Je** | Unit | Remarks | |
| | bol | name | | Min | Мах | • | | |
| SCL clock "L" width | t _{LOW} | SCL | | 4 t _{MCLK} – 20 | _ | ns | At reception | |
| SCL clock "H" width | t _{HIGH} | SCL | | 4 t _{MCLK} – 20 | _ | ns | At reception | |
| START condition detec- tion | t _{HD;STA} | SCL, SDA | | 2 t _{MCLK} – 20 | _ | ns | Not detected when 1 t_{M-} _{CLK} is used at reception | |
| STOP condition detec- tion | t _{SU;STO} | SCL, SDA | | 2 t _{MCLK} – 20 | _ | ns | Not detected when 1 t_{M-} _{CLK} is used at reception | |
| RESTART condition de- tection condition | t _{SU;STA} | SCL, SDA | | 2 t _{MCLK} – 20 | _ | ns | Not detected when 1 t_{M-} _{CLK} is used at reception | |
| Bus free time | t _{BUF} | SCL, SDA | | 2 t _{MCLK} – 20 | _ | ns | At reception | |
| Data hold time | t _{HD;DAT} | SCL, SDA | R = 1.7 kΩ, C = 50 pF* ¹ | 2 t _{MCLK} – 20 | _ | ns | At slave transmission mode | |
| Data setup time | t _{SU;DAT} | SCL, SDA | | t _{LOW} - 3 t _{MCLK} - 20 | _ | ns | At slave transmission mode | |
| Data hold time | t _{HD;DAT} | SCL, SDA | | 0 | _ | ns | At reception | |
| Data setup time | t _{SU;DAT} | SCL, SDA | | t _{MCLK} – 20 | _ | ns | At reception | |
| $SDA\downarrow \rightarrow SCL\uparrow$ (at wakeup function) | t _{wakeup} | SCL, SDA | | Oscillation stabilization wait time +2 t _{MCLK} – 20 | _ | ns | | |

 $(V_{CC} = 5.0 \text{ V} \pm 10\%, \text{AV}_{SS} = V_{SS} = 0.0 \text{ V}, \text{ T}_{A} = -40^{\circ}\text{C} \text{ to } +85^{\circ}\text{C})$

*1: R represents the pull-up resistor of the SCL and SDA lines, and C the load capacitor of the SCL and SDA lines.

- *2: See "(2) Source Clock/Machine Clock" for t_{MCLK}.
 - m represents the CS4 bit and CS3 bit (bit4 and bit3) in the I²C clock control register (ICCR0).
 - n represents the CS2 bit to CS0 bit (bit2 to bit0) in the I²C clock control register (ICCR0).
 - The actual timing of I²C is determined by the values of m and n set by the machine clock (t_{MCLK}) and the CS4 to CS0 bits in the ICCR0 register.
 - Standard-mode: m and n can be set to values in the following range: 0.9 MHz < t_{MCLK} (machine clock) < 10 MHz. The usable frequencies of the machine clock are determined by the settings of m and n as shown below. (m, n) = (1, 8): 0.9 MHz < $t_{MCLK} \le 1$ MHz (m, n) = (1, 22), (5, 4), (6, 4), (7, 4), (8, 4): 0.9 MHz < $t_{MCLK} \le 2$ MHz (m, n) = (1, 38), (5, 8), (6, 8), (7, 8), (8, 8): 0.9 MHz < $t_{MCLK} \le 4$ MHz

 $(m, n) = (1, 98): 0.9 \text{ MHz} < t_{MCLK} \le 10 \text{ MHz}$

Fast-mode:

m and n can be set to values in the following range: 3.3 MHz < t_{MCLK} (machine clock) < 10 MHz. The usable frequencies of the machine clock are determined by the settings of m and n as shown below. (m, n) = (1, 8): 3.3 MHz < $t_{MCLK} \le 4$ MHz (m, n) = (1, 22), (5, 4): 3.3 MHz < $t_{MCLK} \le 8$ MHz (m, n) = (6, 4): 3.3 MHz < $t_{MCLK} \le 10$ MHz



13.4.9 UART/SIO, Serial I/O Timing

| | | - | (V _{CC} = 5.0 V±1 | 10%, AV _{SS} = V _S | _S = 0.0 V, T _A | = −40°C |
|---|-------------------|-----------|-------------------------------|--|--------------------------------------|---------|
| Parameter | Symbol | Pin name | Condition | Val | Unit | |
| Faidilielei | Symbol | | Condition | Min | Мах | |
| Serial clock cycle time | t _{SCYC} | UCK0 | | 4 t _{MCLK} * | _ | ns |
| $UCK \downarrow \to UO \text{ time}$ | t _{SLOV} | UCK0, UO0 | Internal clock op- | -190 | +190 | ns |
| Valid UI \rightarrow UCK \uparrow | t _{IVSH} | UCK0, UI0 | eration | 2 t _{MCLK} * | _ | ns |
| UCK $\uparrow \rightarrow$ valid UI hold time | t _{SHIX} | UCK, UI0 | | 2 t _{MCLK} * | — | ns |
| Serial clock "H" pulse width | t _{SHSL} | UCK0 | | 4 t _{MCLK} * | — | ns |
| Serial clock "L" pulse width | t _{SLSH} | UCK0 | | 4 t _{MCLK} * | _ | ns |
| UCK $\downarrow \rightarrow$ UO time | t _{SLOV} | UCK0, UO0 | External clock op- eration | _ | 190 | ns |
| Valid UI \rightarrow UCK \uparrow | t _{IVSH} | UCK0, UI0 | | 2 t _{MCLK} * | _ | ns |
| UCK $\uparrow \rightarrow$ valid UI hold time | t _{SHIX} | UCK0, UI0 | | 2 t _{MCLK} * | _ | ns |

*: See "(2) Source Clock/Machine Clock" for t_{MCLK}.







13.4.10 MPG Input Timing

| | • | | (V _{CC} = 5. | 0 V±10%, / | AV _{SS} = V _{SS} | _S = 0.0 | V, T _A = −40°C | to +85°C) |
|-------------------|--|-----------------------|-----------------------|---------------------|------------------------------------|--------------------|---------------------------|-----------|
| Baramatar | Ourseland Discourse | | O a malifi a m | Value | | Unit | Domorko | |
| Parameter | Symbol | Pin name | Condition | Min | Max | Unit | Remarks | |
| Input pulse width | t _{TIWH} t _{TIWL} | SNI0 to SNI2, DTTI | — | 4 t _{MCLK} | — | ns | | |



13.5 **A/D** Converter

A/D Converter Electrical Characteristics 13.5.1

```
(V<sub>CC</sub> = 4.0 V to 5.5 V, V<sub>SS</sub> = 0.0 V, T<sub>A</sub> = –40°C to +85°C)
```

| Parameter | Symbol | | Value | Unit | Remarks | |
|---------------------------|-----------------|---------------------------|---------------------------|---------------------------|---------|-----------|
| Falameter | Symbol | Min | Min Typ Max | | Unit | Rellidiks |
| Resolution | | — | — | 10 | bit | |
| Total error | | -3 | — | +3 | LSB | |
| Linearity error | _ | -2.5 | — | +2.5 | LSB | |
| Differential linear error | | -1.9 | — | +1.9 | LSB | |
| Zero transition voltage | V _{OT} | V _{SS} – 1.5 LSB | V _{SS} + 0.5 LSB | V _{SS} + 2.5 LSB | V | |



| Parameter | Symbol | Value | | | | Remarks |
|------------------------------------|------------------|---------------------------|-------------------------|---------------------------|--|---|
| Farameter | Symbol | Min Typ | | Max Un | | Rellidiks |
| Full-scale transition volt- age | V _{FST} | V _{CC} – 4.5 LSB | V _{CC} – 2 LSB | V _{CC} + 0.5 LSB | V | |
| Compare time | _ | 0.9 | _ | 16500 | μs | $4.5~V \leq V_{CC} \leq 5.5~V$ |
| | | 1.8 | — | 16500 | μs | $4.0~\text{V} \leq \text{V}_{CC} < 4.5~\text{V}$ |
| O secolizzations | _ | 0.6 — ∞ | | μs | 4.5 V \leq V_{CC} \leq 5.5 V, with external impedance < 5.4 k Ω | |
| Sampling time | | 1.2 | _ | ø | μs | 4.0 V \leq V_CC < 4.5 V, with external impedance < 2.4 k Ω |
| Analog input current | I _{AIN} | -0.3 | _ | +0.3 | μA | |
| Analog input voltage | V _{AIN} | V _{SS} | _ | V _{CC} | V | |

13.5.2 Notes on Using the A/D Converter

External impedance of analog input and its sampling time

 The A/D converter has a sample and hold circuit. If the external impedance is too high to keep sufficient sampling time, the analog voltage charged to the capacitor of the internal sample and hold circuit is insufficient, adversely affecting A/D conversion precision. Therefore, to satisfy the A/D conversion precision standard, considering the relationship between the external impedance and minimum sampling time, either adjust the register value and operating frequency or decrease the external impedance so that the sampling time is longer than the minimum value. In addition, if sufficient sampling time cannot be secured, connect a capacitor of about 0.1 µF to the analog input pin.









■ A/D conversion error

As |V_{CC}-V_{SS}| decreases, the A/D conversion error increases proportionately.

13.5.3 Definitions of A/D Converter Terms

Resolution

It indicates the level of analog variation that can be distinguished by the A/D converter. When the number of bits is 10, analog voltage can be divided into $2^{10} = 1024$.

■ Linearity error (unit: LSB)

It indicates how much an actual conversion value deviates from the straight line connecting the zero transition point ("00 0000 0000" $\leftarrow \rightarrow$ "00 0000 0001") of a device to the full-scale transition point ("11 1111 1111" $\leftarrow \rightarrow$ "11 1111 1110") of the same device.

Differential linear error (unit: LSB)

It indicates how much the input voltage required to change the output code by 1 LSB deviates from an ideal value.

Total error (unit: LSB)

It indicates the difference between an actual value and a theoretical value. The error can be caused by a zero transition error, a full-scale transition errors, a linearity error, a quantum error, or noise.









(Continued)





13.6 Flash Memory Write/Erase Characteristics

| Parameter | Value | | | Unit | Remarks | |
|--|------------------|-------------------|--------------------|-------|--|--|
| Faranieler | Min | Тур | Max | Unit | Rendras | |
| Sector erase time (2 Kbyte sector) | — | 0.2* ¹ | 0.5* ² | s | The time of writing $00_{\rm H}$ prior to erasure is excluded. | |
| Sector erase time (16 Kbyte sector) | — | 0.5* ¹ | 7.5* ² | s | The time of writing $00_{\rm H}$ prior to erasure is excluded. | |
| Byte writing time | _ | 21 | 6100* ² | μs | System-level overhead is excluded. | |
| Erase/write cycle | 100000 | - | | cycle | | |
| Power supply voltage at erase/write | 3.0 | - | 5.5 | V | | |
| Flash memory data retention time | 20* ³ | _ | — | year | Average T _A = +85°C | |

*1: T_A = +25°C, V_{CC} = 5.0 V, 100000 cycles

*2: T_A = +85°C, V_{CC} = 3.0 V, 100000 cycles

*3: This value is converted from the result of a technology reliability assessment. (The value is converted from the result of a high temperature accelerated test using the Arrhenius equation with the average temperature being +85°C).



14. Sample Characteristics

Power supply current temperature characteristics











+150













20

'CCH

- 'A $V_{CC} = 5.5 \text{ V}, F_{MPL} = (\text{stop})$ Substop mode with the external clock stopping









Input voltage characteristics





Output voltage characteristics





Pull-up characteristics



15. Mask Options

| No. | Part Number | MB95F332H MB95F333H MB95F334H | MB95F332K MB95F333K MB95F334K | | |
|-----|-----------------------------|-------------------------------------|-------------------------------------|--|--|
| | Selectable/Fixed | Fixed | | | |
| 1 | Low-voltage detection reset | Without low-voltage detection reset | With low-voltage detection reset | | |
| 2 | Reset | With dedicated reset input | Without dedicated reset input | | |



16. Ordering Information

| Part Number | Package |
|--|--|
| MB95F332HPMC-G-SNE2 MB95F332KPMC-G-SNE2 MB95F333HPMC-G-SNE2 MB95F333KPMC-G-SNE2 MB95F334HPMC-G-SNE2 MB95F334KPMC-G-SNE2 | 32-pin plastic LQFP (FPT-32P-M30) |
| MB95F332HP-G-SH-SNE2 MB95F332KP-G-SH-SNE2 MB95F333HP-G-SH-SNE2 MB95F333KP-G-SH-SNE2 MB95F334HP-G-SH-SNE2 MB95F334KP-G-SH-SNE2 | 32-pin plastic SH-DIP (DIP-32P-M06) |
| MB95F332HWQN-G-SNE1 MB95F332KWQN-G-SNE1 MB95F333HWQN-G-SNE1 MB95F333KWQN-G-SNE1 MB95F334HWQN-G-SNE1 MB95F334KWQN-G-SNE1 | 32-pin plastic QFN (LCC-32P-M19) |



17. Package Dimension











(Continued)



(Continued)







Document History

| Document Title: MB95F332H/F332K/F333H/F333K/F334H/F334K F ² MC-8FX MB95330H Series 8-bit Microcontrollers Document Number: 002-07522 | | | | |
|--|---------|--------------------|--------------------|--|
| Revision | ECN | Orig. of Change | Submission Date | Description of Change |
| ** | _ | AKIH | 04/12/2010 | Migrated to Cypress and assigned document number 002-07522. No change to document contents or format. |
| *A | 5181238 | AKIH | 04/04/2016 | Updated to Cypress template |



Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products

| ARM [®] Cortex [®] Microcontrollers | cypress.com/arm |
|---|------------------------|
| Automotive | cypress.com/automotive |
| Clocks & Buffers | cypress.com/clocks |
| Interface | cypress.com/interface |
| Lighting & Power Control | cypress.com/powerpsoc |
| Memory | cypress.com/memory |
| PSoC | cypress.com/psoc |
| Touch Sensing | cypress.com/touch |
| USB Controllers | cypress.com/usb |
| Wireless/RF | cypress.com/wireless |

PSoC[®] Solutions

cypress.com/psoc PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/support

© Cypress Semiconductor Corporation 2010-2016. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you under its copyright rights in the Software, a personal, non-exclusive, nontransferable license (without the right to sublicense) (a) for Software provided in source code form, to modify directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units. Cypress also grants you a personal, non-exclusive, nontransferable, license (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely to the minimum extent that is necessary for you to exercise your rights under the copyright license granted in the previous sentence. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system control and evice or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and Company shall and hereby does release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. Company shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.