

# STCD22x0, STCD23x0, STCD24x0

### Multichannel clock distribution circuit

### Features

- 2, 3 or 4 output buffered clock distribution
- Single-ended square wave (or sine wave) clock input
- Rail-to-rail (0 V to VTCXO) square wave output
- Individual enable pin for each output
- 1.8 V, high PSRR LDO for external clock source voltage supply (VTCXO)
- No AC coupling capacitor needed
- Ultra-low phase noise and standby current
- Common system clock request, open drain, active low
- Clock enable signal polarities factory programmable (STCD23x0)
- Option pins allow clock enable polarities to be user configurable (STCD22x0 and STCD24x0)
- High isolation output-to-output & output-to-input
- 2.5 V to 5.1 V battery supply voltage
- 40 pF max load driving capability per output
- Available in chip scale package (CSP)
- Operating temperature : -20 °C to 85 °C



### **Applications**

- Multimode RF clock reference
- Baseband peripheral device clock reference
- Mobile Internet Devices (MIDs)

Reference Part number		Channels Enable polarity		Package			
STCD22x0	STCD2200 <sup>(1)</sup>	2-channel		Flip Chip 12-bump (1.2 mm x 1.6 mm)			
STCD24x0	STCD2400	4-channel	User program	Flip Chip 16-bump (1.6 mm x 1.6 mm)			
310024x0	STCD2410 <sup>(1)</sup>	4-channer					
	STCD2300 <sup>(1)</sup>		Factory program	Flip Chip 12-bump			
STCD23x0	STCD2310 <sup>(1)</sup>	3-channel					
31002380	STCD2320 <sup>(1)</sup>	3-channei		(1.2 mm x 1.6 mm)			
	STCD2330 <sup>(1)</sup>						

Table 1.Device summary

1. Contact local ST sales office for availability.

# Contents

1	Des	cription
2	Devi	ce overview
3	Dev	ce operation
	3.1	Operation
	3.2	Enable polarity
4	Арр	lication information
	4.1	LDO input capacitor
	4.2	LDO output capacitor
	4.3	LDO BYP pin
	4.4	MC <sub>REQ</sub> pin
	4.5	Phase noise
	4.6	Jitter
	4.7	Output trace line
	4.8	Typical application connections 17
5	Турі	cal operating characteristics19
6	Мах	imum ratings
7	DC a	and AC parameters
8	Pacl	kage mechanical data 31
9	Part	numbering
10	Rev	sion history



# List of tables

Table 1.	Device summary	1
Table 2.	Pin functions (STCD22x0, 2-channel)10	C
Table 3.	Pin functions (STCD23x0, 3-channel)10	C
Table 4.	Pin functions (STCD24x0, 4-channel)1	1
Table 5.	Truth table for clock enable (EN1-4), master clock request (MC <sub>REQ</sub> ) and VTCXO 12	2
Table 6.	Truth table for enable signals (EN1-4), master clock input (MCLK) and output	
	clocks (CLK1-4)	3
Table 7.	STCD22x0, STCD23x0 and STCD24x0 and enable polarity options	3
Table 8.	Absolute maximum ratings	7
Table 9.	Operating and AC measurement conditions	8
Table 10.	DC and AC characteristics	8
Table 11.	Flip Chip 12-bump, package mechanical data	2
Table 12.	Flip Chip 16-bump, package mechanical data	4
Table 13.	Ordering information scheme	7
Table 14.	Document revision history	8



# List of figures

Figure 1.	Logic diagram
Figure 2.	Block diagram
Figure 3.	Hardware hookup (master clock enable active low)
Figure 4.	Hardware hookup (master clock enable active high)
Figure 5.	Connections diagram Flip Chip 12-bump (STCD22x0, 2-channel)
Figure 6.	Connections diagram Flip Chip 12-bump (STCD23x0, 3-channel)
Figure 7.	Connections diagram Flip Chip 16-bump (STCD24x0, 4-channel)
Figure 8.	Jitter
Figure 9.	Typical application circuit using STCD24x0 for RF ends of TD-SCDMA/GSM dual-mode
U	mobile phone
Figure 10.	Typical application circuit using STCD24x0 for baseband peripherals in mobile phone 18
Figure 11.	Quiescent current vs. supply voltage (EN1 = EN2 = EN3 = EN4 = 1,
5	no master clock input).
Figure 12.	Quiescent current vs. temperature (EN1 = EN2 = EN3 = EN4 = 1,
U	C <sub>load</sub> = 20 pF, no master clock input)
Figure 13.	Active current vs. temperature (EN1 = EN2 = EN3 = EN4 = 1, $C_{load}$ = 20 pF,
5	V <sub>CC</sub> = 3.8 V, f <sub>MCLK</sub> = 26 MHz)
Figure 14.	Standby current vs. supply voltage (EN1 = EN2 = EN3 = EN4 = 0, no master clock input) 20
Figure 15.	Active current vs. supply voltage (EN1 = EN2 = EN3 = EN4 = 1, f <sub>MCLK</sub> = 26 MHz,
5	$C_{load} = 20 \text{ pF}$ )
Figure 16.	Active current vs. master clock input voltage level (EN1 = EN2 = EN3 = EN4 = 1,
5	f <sub>MCLK</sub> = 26 MHz, C <sub>load</sub> = 20 pF)
Figure 17.	Active current vs. master clock frequency (EN1 = EN2 = EN3 = EN4 = 1, C <sub>load</sub> = 20 pF). 21
Figure 18.	STCD2400 recovery time from standby to active (VTCXO is on)
Figure 19.	STCD2400 recovery time from off to on (VTCXO first in standby)
Figure 20.	Output clock rise/fall time (C <sub>load</sub> = 40 pF)
Figure 21.	STCD2400 power-up sequence
Figure 22.	STCD2400 power-down sequence
Figure 23.	Phase noise input (from the clock source, 26 MHz square wave XO KC2520C26 from
5	Kyocera)
Figure 24.	Phase noise output (include the clock source and STCD2400 additive phase noise) 26
Figure 25.	Flip Chip 12-bump, package mechanical outline
Figure 26.	Flip Chip 16-bump, package mechanical outline
Figure 27.	Flip Chip 12-bump tape and reel specifications
Figure 28.	Flip Chip 16-bump tape and reel specifications
-	· · · · · ·



## 1 Description

The STCD22x0, STCD23x0 and STCD24x0 are 2, 3 or 4 output clock distribution circuits which accept external square wave or sine wave signals and output rail-to-rail (0 V to VTCXO) square wave signals. They are used to provide a common frequency clock to multimode mobile RF applications. They can also be used for those baseband peripheral applications in mobile phones such as WLAN, Bluetooth, GPS and DVB-H as the clock reference. The STCD22x0, STCD23x0 and STCD24x0 isolate each device driven by their clock outputs and minimize interference between the devices. Each of the clock buffers can be disabled to lower the power consumption whenever the connected device does not need the clock. The STCD22x0, STCD23x0 and STCD24x0 accept commonly used mobile master clock frequencies ranging from 10 MHz to 52 MHz.

The STCD22x0, STCD23x0 and STCD24x0 have a common clock request (open drain output, active low) controlling the external clock source. A 1.8 V, high PSRR LDO is also integrated in the STCD22x0, STCD23x0 and STCD24x0 to supply power to the external clock source (for example, TCXO). STMicroelectronics offers different versions for the enable polarities. The STCD22x0, STCD23x0 and STCD24x0 are available in, respectively, 1.2 mm x 1.6 mm (12-bump), 1.2 mm x 1.6 mm (12-bump) and 1.6 mm x 1.6 mm (16-bump) chip scale packages and can be operated with a battery supply voltage ranging from 2.5 V to 5.1 V. The operating temperature is -20 to +85 °C.



# 2 Device overview





1. EN3, CLK3, EN4, and CLK4 do not exist for STCD22x0.

2. OPT1, OPT2, EN4, and CLK4 do not exist for STCD23x0.



57





Note: Enable signals (EN1-4) can be factory programmed either active high or active low for STCD23x0 and can have different polarity options by configuring OPT1 and OPT2 for STCD22x0 and STCD24x0. Master clock request (MC<sub>REQ</sub>) is open drain output and active low.



Figure 3. Hardware hookup (master clock enable active low)





Figure 4. Hardware hookup (master clock enable active high)





Note: OPT1 is used to configure EN1 polarity. Connect OPT1 to V<sub>CC</sub> to configure EN1 active high or connect OPT1 to GND to configure EN1 active low. In the same way OPT2 is used to configure EN2.





#### Figure 6. Connections diagram Flip Chip 12-bump (STCD23x0, 3-channel)



Figure 7. Connections diagram Flip Chip 16-bump (STCD24x0, 4-channel)



Note: OPT1 is used to configure EN1 and EN2 polarity. Connect OPT1 to V<sub>CC</sub> to configure EN1 and EN2 active high or connect OPT1 to GND to configure EN1 and EN2 active low. In the same way OPT2 is used to configure EN3 and EN4. STMicroelectronics offers different control options, refer to Section 3.2: Enable polarity for detailed information.



Doc ID 15400 Rev 2

Pin number	Pin name	Description				
A1	V <sub>CC</sub>	Supply voltage (decouple with a 1 $\mu$ F capacitor to GND)				
B1	VTCXO	LDO output for external clock source (decouple with a 1 $\mu$ F capacitor to GND)				
C1	MCLK	Master clock input				
D1	OPT2	Optional pin 2. Connect to V <sub>CC</sub> or GND on PC board to field configure EN2 active high/low. Refer to <i>Section 3.2: Enable polarity</i> for detailed information.				
A2	BYP	Bypass capacitor input pin (10 nF capacitor should be connected to GND in order to improve thermal noise performance)				
B2	GND	Supply ground				
C2	$\overline{\text{MC}}_{\text{REQ}}$	Master clock request signal (open drain, active low)				
D2	OPT1	Optional pin 1. Connect to V <sub>CC</sub> or GND on PC board to field configure EN1 active high/low. Refer to <i>Section 3.2: Enable polarity</i> for detailed information.				
A3	CLK1	Clock output channel - output 1				
B3	EN1	Clock output channel enable-1 (active high/low OPT1 field programmable)				
C3	EN2	Clock output channel enable-2 (active high/low OPT2 field programmable)				
D3	CLK2	Clock output channel - output 2				

Table 2.Pin functions (STCD22x0, 2-channel)

#### Table 3. Pin functions (STCD23x0, 3-channel)

Pin number	Pin name	Description				
A1	V <sub>CC</sub>	Supply voltage (decouple with a 1 $\mu$ F capacitor to GND)				
B1	VTCXO	LDO output for external clock source (decouple with a 1 $\mu$ F capacitor to GND)				
C1	MCLK	Master clock input				
D1	EN3	Clock output channel enable-3 (active high/low factory laser programmable)				
A2	BYP	Bypass capacitor input pin (10 nF capacitor should be connected to GND in order to improve thermal noise performance)				
B2	GND	Supply ground				
C2	$\overline{\text{MC}}_{\text{REQ}}$	Master clock request signal (open drain, active low)				
D2	CLK3	Clock output channel - output 3				
A3	CLK1	Clock output channel - output 1				
B3	EN1	Clock output channel enable-1 (active high/low factory laser programmable)				
C3	EN2	Clock output channel enable-2 (active high/low factory laser programmable)				
D3	CLK2	Clock output channel - output 2				



Pin number	Pin name	Description			
A1	V <sub>CC</sub>	Supply voltage (decouple with a 1 $\mu$ F capacitor to GND)			
B1	VTCXO	LDO output for external clock source (decouple with a 1 $\mu$ F capacitor to GND)			
C1	MCLK	Master clock input			
D1	OPT2	Optional pin 2. Connect to V <sub>CC</sub> or GND on PC board to field configure EN3 and EN4 active high/low. Refer to <i>Section 3.2: Enable polarity</i> for detailed information.			
A2	BYP	Bypass capacitor input pin (10 nF capacitor should be connected to GND in order to improve thermal noise performance)			
B2	GND	Supply ground			
C2	$\overline{\text{MC}}_{\text{REQ}}$	Master clock request signal (open drain, active low)			
D2	OPT1	Optional pin 1. Connect to V <sub>CC</sub> or GND on PC board to field configure EN1 and EN2 active high/low. Refer to <i>Section 3.2: Enable polarity</i> for detailed information.			
A3	CLK1	Clock output channel - output 1			
B3	EN1	Clock output channel enable-1 (active high/low OPT1 field programmable)			
C3	EN4	Clock output channel enable-4 (active high/low OPT2 field programmable)			
D3	CLK4	Clock output channel - output 4			
A4	CLK2	Clock output channel - output 2			
B4	EN2	Clock output channel enable-2 (active high/low OPT1 field programmable)			
C4	EN3	Clock output channel enable-3 (active high/low OPT2 field programmable)			
D4	CLK3	Clock output channel - output 3			

Table 4.Pin functions (STCD24x0, 4-channel)



## 3 Device operation

### 3.1 Operation

The STCD22x0, STCD23x0 and STCD24x0 are 2, 3 or 4 buffered clock distribution circuits. They accept the clock (either square wave or sine wave) input from an external clock source and send 2, 3 or 4 buffered rail-to-rail (0 V to VTCXO) square wave outputs to different devices. A 1.8 V, high PSRR LDO (VTCXO) is also integrated in the STCD22x0, STCD23x0 and STCD24x0 which can be used as a voltage supply for the external master clock source (such as a TCXO). This LDO stops the current increase through PMOS when the load current reaches the limit value of the current-limit protection circuit. When the load current falls below the limit values, the current limit is released.

Each of the STCD22x0, STCD23x0 and STCD24x0 clock outputs can be enabled individually. If the device connected to the output is in standby, and does not require a clock, the buffered output can be disabled to save power consumption. Once the buffered output is disabled, it is pulled down to GND internally. If all the devices connected are in standby, the STCD22x0, STCD23x0 and STCD24x0 are also put into standby mode (the internal LDO is also shut down) for further power consumption savings. All of the output enable signals are logic ORed with an open drain output ( $\overline{MC}_{REQ}$ ) to control the output of the source clock. If the output clock is required by at least one device, the LDO wakes up and the  $\overline{MC}_{REQ}$  activates the clock source. The truth table for enable signals, the master clock request signal and the VTCXO is given in *Table 5*. The truth table for enable signals, output clock signals and the master clock is given in *Table 6*.

The STCD22x0, STCD23x0 and STCD24x0 have the master clock input detector integrated. If the input master clock peak-to-peak voltage is below the minimum specified level, even if the outputs are enabled, there are no clock outputs and STCD22x0, STCD23x0 and STCD24x0 enter standby mode. Once the master clock peak-to-peak voltage level reaches the minimum value, the output clocks are asserted if the enable pins are active.

In *Table 5* and 6, the enable signals are active high and the  $\overline{\text{MC}}_{\text{REQ}}$  is active low. These enable signals can be active high or active low. The enable polarity is described in *Section 3.2: Enable polarity*. Customers can select different polarity options for different applications. Contact the STMicroelectronics local sales office for availability.

EN1	EN2	EN3	EN4	MCREQ	<b>VTCXO</b>
0	0	0	0	1	GND
1	0	0	0	0	1.8 V
1	1	0	0	0	1.8 V
-	-	-	-	0	1.8 V
1	1	1	1	0	1.8 V

Table 5.	Truth table for clock enable (EN1-4), master clock request ( $\overline{MC}_{REQ}$ ) and
	VTCXO

Note: "0" means logic low which disables the clock output and "1" means logic high which enables the clock output. This is an active high truth table. Refer to Section 3.2: Enable polarity for the detailed enable active high/low options.





Table 6.	Truth table for enable signals (EN1-4), master clock input (MCLK) and
	output clocks (CLK1-4)

· · · · · · · · · · · · · · · · · · ·								
EN1	EN2	EN3	EN4	MCLK	CLK1	CLK2	CLK3	CLK4
0	0	0	0	Х	NO CLOCK	NO CLOCK	NO CLOCK	NO CLOCK
1	0	0	0	CLOCK	CLOCK	NO CLOCK	NO CLOCK	NO CLOCK
1	1	0	0	CLOCK	CLOCK	CLOCK	NO CLOCK	NO CLOCK
-	-	-	-	-	-	-	-	-
1	1	1	1	CLOCK	CLOCK	CLOCK	CLOCK	CLOCK

Note:

"0" means logic low and "1" means logic high. When there is NO CLOCK output, the CLKx pin stays at logic low. "X" means don't care. This is an active high truth table. Refer to Section 3.2: Enable polarity for the detailed enable active high/low options.

### 3.2 Enable polarity

In different applications, the user may have different requirements for enable active high or active low (enable polarities).  $\overline{\text{MC}}_{\text{REQ}}$  is active low. STMicroelectronics offers different solutions for the user to obtain different enable polarities.

In the STCD22x0 and STCD24x0, the user can configure the enable active high or active low on the PC board by connecting OPT1 and OPT2 to either  $V_{CC}$  or ground. Refer to *Table 7* for detailed information.

In the STCD23x0, STMicroelectronics offers 4 enable polarity options by factory programming for the user. Refer to *Table 7* for detailed information.

The user should note that OPT1 and OPT2 must be connected to either  $V_{CC}$  or GND on the PC board and floating on these pins could cause problems.

Part number	Enable polarities (OPT1, OPT2)	Enable polarity program method		
STCD2200	OPT1 connected to V <sub>CC</sub> , EN1 active high OPT1 connected to GND, EN1 active low OPT2 controls EN2			
STCD2400	OPT1 connected to V <sub>CC</sub> , EN1 and EN2 active high OPT1 connected to GND, EN1 and EN2 active low OPT2 controls EN3 and EN4	User program		
STCD2410	OPT1 connected to V <sub>CC</sub> , EN1 active high OPT1 connected to GND, EN1 active low OPT2 controls EN2, EN3, and EN4			
STCD2300	EN1, EN2 and EN3 all active low			
STCD2310	EN1, EN2 active low, and EN3 active high	Factory program		
STCD2320	STCD2320 EN1, EN2 active high and EN3 active low			
STCD2330	EN1, EN2 and EN3 all active high			

Table 7. STCD22x0, STCD23x0 and STCD24x0 and enable polarity options



## 4 Application information

### 4.1 LDO input capacitor

A 1  $\mu F$  input capacitor is required for the input of the LDO of the STCD22x0, STCD23x0 and STCD24x0 (the amount of capacitance can be increased without limit). This capacitor must be located as close as possible to the V<sub>CC</sub> pin on the PC board and return to a clean analog ground. Any good quality ceramic, tantalum or film capacitor can be used for this capacitor.

### 4.2 LDO output capacitor

A 1  $\mu$ F external capacitor is required for the output VTCXO of the LDO of the STCD22x0, STCD23x0 and STCD24x0. The STCD22x0, STCD23x0 and STCD24x0 are designed to work with low ESR (equivalent series resistance) ceramic capacitors. Make sure the ESR is lower than 500 m $\Omega$  to stabilize the VTCXO. Also, capacitor tolerance and variation with temperature must be considered to assure the minimum amount of capacitance provided at all times. This capacitor should be located as close as possible to the VTCXO pin on the PC board.

### 4.3 LDO BYP pin

A 10 nF ceramic capacitor is required for the LDO BYP pin to ensure lower noise. Any good quality ceramic, tantalum or film capacitor can be used. The capacitor should be located as close as possible to the BYP pin on the PC board.

## 4.4 MC<sub>REQ</sub> pin

In the STCD22x0, STCD23x0, and STCD24x0, the  $\overline{\text{MC}}_{\text{BEO}}$  pin is open drain and active low.

Since  $\overline{\text{MC}}_{\text{REQ}}$  is active low, if none of the clock output is required, the STCD22x0, STCD23x0 and STCD24x0 are set to standby mode which turns off the internal LDO VTCXO.

 $\overline{\text{MC}}_{\text{REQ}}$  is designed as an open drain structure. A pull-up resistor (50 k $\Omega$  recommended) is needed on the PC board to connect this pin to an external 1.8 V supply. Make sure the current flowing through this pin is kept within 3 mA to guarantee the proper function of the circuit.

If the  $\overline{\text{MC}}_{\text{REQ}}$  function is not used in the application, the user can connect this pin to GND or leave it unconnected. Other functions of the STCD2xx0 will not be affected.

#### 4.5 Phase noise

Phase noise is a frequency domain phenomenon and is a critical specification in reference clocks. It is illustrated by a continuous spreading of the energy of the wave mainly caused by random noise. The phase noise is normally specified with a unit of dBc/Hz at a given offset in frequency (for example, 10 kHz) from the carrier wave (for example, 26 MHz). The value of the phase noise is the difference of the power contained within 1 Hz bandwidth of the offset frequency to the power at the carrier frequency. The total phase noise of the clock tree is obtained by adding the additive phase noise of STCD22x0, STCD23x0 and STCD24x0 and the phase noise of the clock source (for example, TCXO) in power which is illustrated in *Equation 1*.

#### Equation 1

$$PN_T = 10 \log(10^{\frac{PN_c}{10}} + 10^{\frac{PN_x}{10}}) < PN_A$$

where:

PN<sub>T</sub> is the total phase noise in dBc/Hz

PN<sub>C</sub> is the additive phase noise of STCD22x0, STCD23x0 and STCD24x0 and

 $PN_X$  is the phase noise of clock source

Make sure the total phase noise is kept within the phase noise requirement of each application  $PN_A$ . The user should choose the right TCXO with proper phase noise to meet the requirement.



### 4.6 Jitter

In the time domain, energy spreading can result in jitter, which is the same phenomenon as phase noise in the frequency domain. As a sine wave passes its zero-crossing or a square wave changes state, the real clock signal transition is not exactly the same as the ideal case, thus causing variation in the waveform transition point. This deviation of the transition point is known as jitter as illustrated in *Figure 8*.





In *Figure 8* the square wave ideal transition point should happen at points 1, 2, 3, 4 and 5, and each "ideal" period PI1 to PI4 should be the same, thus no time jitter has occurred. Actually, the real transition point happens at points 6, 7, 8, 9 and 10, thus causing "real" periods PR1 to PR4 to not be the same, and exhibit visible jitter. If each of the real periods of the cycles (PR1 to PR4) is measured, period jitter is obtained. The cycle-to-cycle jitter is also obtained by calculating the difference between two adjacent periods (for example, PR2-PR1, PR3-PR2 ...).

These periods of jitter are described as peak-to-peak jitter and are calculated by subtracting the minimum value from the maximum value or may also be described by the root-mean-square (RMS) value, representing one standard deviation of the Gaussian distribution.

### 4.7 Output trace line

The STCD22x0, STCD23x0 and STCD24x0 is designed with maximum 50  $\Omega$  impedance output. On the PC board, a 50  $\Omega$  transmission line with proper series termination should be used to avoid signal distortion and reflection.



### 4.8 Typical application connections

The STCD2400 clock distribution circuit requires a source clock input as the reference clock (for example, XO). At most 4 devices can be connected to the outputs. The typical application circuit using STCD2400 is shown in *Figure 9* and *10*. The  $\overline{\text{MC}}_{\text{REQ}}$  is open drain output and active low. A pull-up resistor is needed to connect to an external 1.8 V supply VIO. If the clock source enable is active high, the user can use VTCXO as the master clock enable control signal, please refer to *Figure 4* for the detailed connection.

In *Figure 9*, the clock from XO is distributed to the TD-SCDMA transmitter and receiver and GSM transceiver separately to be used as reference clocks.

In *Figure 10*, the buffer #4 output is fed into the Bluetooth system. In order to allow minimum power consumption, a Bluetooth system always has a clock request feature. If the Bluetooth system does not require the clock, the clock request disables the clock output. The enable pins can also be connected to an external 1.8 V supply to force the buffer to always be on.

In *Figure 9* and *10*, all the output clock enables are active high since both OPT1 and OPT2 are connected to  $V_{CC}$ .

#### Figure 9. Typical application circuit using STCD24x0 for RF ends of TD-SCDMA/GSM dual-mode mobile phone







Figure 10. Typical application circuit using STCD24x0 for baseband peripherals in mobile phone



# 5 Typical operating characteristics

Typical operating characteristics are at T<sub>A</sub> = 25 °C,  $C_{load}$  = 20 pF at each channel, V<sub>CC</sub> = 3.8 V, f<sub>MCLK</sub> = 26 MHz.











Figure 13. Active current vs. temperature (EN1 = EN2 = EN3 = EN4 = 1,  $C_{load}$  = 20 pF,  $V_{CC}$  = 3.8 V,  $f_{MCLK}$  = 26 MHz)

Figure 14. Standby current vs. supply voltage (EN1 = EN2 = EN3 = EN4 = 0, no master clock input)





5

Figure 15. Active current vs. supply voltage (EN1 = EN2 = EN3 = EN4 = 1, f<sub>MCLK</sub> = 26 MHz, C<sub>load</sub> = 20 pF)



Figure 16. Active current vs. master clock input voltage level (EN1 = EN2 = EN3 = EN4 = 1, f<sub>MCLK</sub> = 26 MHz, C<sub>load</sub> = 20 pF)



Figure 17. Active current vs. master clock frequency (EN1 = EN2 = EN3 = EN4 = 1, C<sub>load</sub> = 20 pF)





Figure 18. STCD2400 recovery time from standby to active (VTCXO is on)









Figure 20. Output clock rise/fall time (C<sub>load</sub> = 40 pF)





Figure 21. STCD2400 power-up sequence







# Figure 23. Phase noise input (from the clock source, 26 MHz square wave XO KC2520C26 from Kyocera)





Figure 24. Phase noise output (include the clock source and STCD2400 additive phase noise)





## 6 Maximum ratings

Stressing the device above the rating listed in the absolute maximum ratings table may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the operating sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Refer also to the STMicroelectronics SURE Program and other relevant quality documents.

Symbol	Parameter	Value	Unit
T <sub>STG</sub>	Storage temperature (V <sub>CC</sub> off)	-55 to 150	°C
T <sub>SLD</sub> <sup>(1)</sup>	Lead-free bump solder temperature for 10 seconds	260	°C
ТJ	Maximum junction temperature	150	°C
V <sub>CC</sub>	Supply voltage	–0.3 to 6	V
V <sub>IN</sub>	Input clock voltage	-0.3 to 3.6	V
V <sub>EN</sub>	Voltage on enable pins	-0.3 to 3.6	V
V <sub>OPT</sub>	Optional pins voltage	–0.3 to 6	V
MC <sub>REQ</sub>	Master clock request	-0.3 to 3.6	V

 Table 8.
 Absolute maximum ratings

1. Reflow at peak temperature of 260 °C. The time above 255 °C must not exceed 30 seconds.



## 7 DC and AC parameters

This section summarizes the operating measurement conditions, and the DC and AC characteristics of the device. The parameters in the DC and AC characteristics tables that follow are derived from tests performed under the measurement conditions summarized in *Table 9*. Designers should check that the operating conditions in their circuit match the operating conditions when relying on the quoted parameters.

Table 9.	<b>Operating and AC measurement conditions</b>
----------	--

Parameter	Condition	Unit
V <sub>CC</sub> supply	2.5 to 5.1	V
Input source clock voltage (MCLK)	0 to 1.8	V
Output clock voltage (CLK1-4)	0 to 1.8	V
Device enable voltage (EN1-4)	0 to 1.8	V
Source clock request voltage (MCREQ)	0 to 1.8	V
Optional pins voltage (OPT1, OPT2)	0 to V <sub>CC</sub>	V
Ambient operating temperature (T <sub>A</sub> )	-20 to +85	°C
Flip-chip thermal resistance (R <sub>thja</sub> )	90	°C/W

#### Table 10. DC and AC characteristics

Sym.	Parameter	Condition <sup>(1)</sup>	Min	Тур	Max	Unit
<b>VTCXO</b>	(low dropout output)					
V <sub>CC</sub>	Supply voltage		2.5		5.1	V
V <sub>TCXO</sub>	Output voltage	I <sub>LOAD</sub> = 5 mA	1.75	1.8	1.85	V
Ι <sub>Ο</sub>	Maximum output current				20	mA
V <sub>OACC</sub>	Total output accuracy <sup>(2)</sup>		-5%		5%	
I <sub>CL</sub>	Current limit protection	V <sub>TCXO</sub> = 0 V		30	90	mA
$V_{REG}$	Line regulation <sup>(3)</sup>	I <sub>LOAD</sub> = 20 mA		0.5	10	mV
I <sub>REG</sub>	Load regulation <sup>(3)</sup>	$I_{LOAD}$ = 10 µA to 20 mA		0.4	10	mV
_	Load transient <sup>(3)</sup>	$I_{LOAD}$ = 10 µA to 20 mA $I_{TR}$ = 1 µs		100	110	mV
I <sub>TR</sub>	Load transient <sup>(0)</sup>	$I_{LOAD}$ = 20 mA to 10 $\mu$ A $I_{TR}$ = 1 $\mu$ s		100	110	mV



\_\_\_\_\_

Sym.	Parameter	Condition <sup>(1)</sup>	Min	Тур	Мах	Unit
		$V_{CC}$ = 2.5 V to 5.1 V, $F_{ripple}$ = 217 Hz, $I_{LOAD}$ = 20 mA	60	67		
PSRR	Power supply rejection ratio <sup>(3)(4)</sup>	$V_{CC}$ = 2.5 V to 5.1 V, $F_{ripple}$ = 1 kHz, $I_{LOAD}$ = 20 mA	40	60		dB
ronn		$V_{CC}$ = 2.5 V to 5.1 V, $F_{ripple}$ = 1 MHz, $I_{LOAD}$ = 20 mA	40			ŭB
		$V_{CC}$ = 2.5 V to 5.1 V, $F_{ripple}$ = 3.25 MHz, $I_{LOAD}$ = 20 mA	40			
e <sub>N</sub>	Output noise voltage <sup>(3)</sup>	I <sub>LOAD</sub> = 5 mA, 10 Hz to 100 kHz		45		μV <sub>rms</sub>
t <sub>ST</sub>	Startup time <sup>(3)</sup>	$V_{TCXO} > 90\%$ , $I_{LOAD} = 10 \ \mu A \text{ to } 20 \ \text{mA}$		150	400	μs
t <sub>F</sub>	Output voltage falling time <sup>(3)</sup>	V <sub>TCXO</sub> < 10%, I <sub>LOAD</sub> = 0		120	400	μs
Clock d	distribution					
f <sub>MCLK</sub>	Master clock (from external clock source)	Square wave / sine wave	10	26	52	MHz
	f <sub>CLK</sub> duty cycle		40	50	60	%
V <sub>IN</sub>	Input clock voltage level <sup>(5)</sup>	Square wave	0.8	1.8	VTCXO + 0.2	Vpp
۷IN	input clock voltage level	Sine wave	0.8	1	VTCXO + 0.2	Vpp
$V_{OH}$	Output high	C <sub>L</sub> = 20 pF	VTCXO - 0.05	VTCXO		V
V <sub>OL</sub>	Output low	C <sub>L</sub> = 20 pF			0.05	V
T <sub>r/f</sub>	Rise/fall time <sup>(6)</sup>	C <sub>L</sub> =10 pF~ 40 pF	1	2	5	ns
		1 channel enabled		80	200	
1	Quiescent current <sup>(7)</sup>	2 channels enabled		80	200	μA
I <sub>QC</sub>	(including LDO)	3 channels enabled		80	200	μΑ
		4 channels enabled		80	200	
		1 channel enabled		1.9		
	Active current <sup>(8)</sup>	2 channels enabled		3.0		mA
I <sub>CC</sub>		3 channels enabled		4.1		111/4
		4 channels enabled		5.2		
I <sub>SB</sub>	Standby current (including LDO)	All buffers off		0.2	1	μA
R <sub>IN</sub>	Input impedance			> 100		kΩ



Sym.	Parameter	Condition <sup>(1)</sup>	Min	Тур	Мах	Unit
C <sub>IN</sub>	Input capacitance			3	4	pF
1 <sub>00</sub>	Output to output isolation			45		dB
I <sub>OI</sub>	Output to input isolation			45		dB
$V_{\text{ENH}}$	Enable voltage high <sup>(9)</sup>	For EN1-EN4	1.2			V
$V_{\text{ENL}}$	Enable voltage low <sup>(9)</sup>	For EN1-EN4			0.6	V
V <sub>OPTH</sub>	OPT pins voltage high	For OPT1 and OPT2	V <sub>CC</sub> –0.3	V <sub>CC</sub>		V
V <sub>OPTL</sub>	OPT pins voltage low	For OPT1 and OPT2		GND	GND+0.3	V
		at 1 kHz offset		-135		
P <sub>N</sub> Add	Additive phase noise <sup>(3)(10)</sup>	at 10 kHz offset		-145		dBc/ Hz
		at 100 kHz offset		-150		
t <sub>JP</sub>	Additive period jitter <sup>(3)</sup>	rms value		10		ps
t <sub>JC</sub>	Additive cycle-cycle jitter <sup>(3)</sup>	rms value		10		ps
t <sub>RECB</sub>	Buffer recovery time from off to on	STCD2xx0 active		1	10	μs
t <sub>RECC</sub>	STCD2xx0 recovery time from standby to active (include LDO wakeup time)				500	μs
t <sub>PD</sub>	Input to output propagation delay <sup>(3)</sup>	Voltage transfer at 50%		3.5	6	ns
CL	Capacitive load for each channel			20	40	pF
RL	Resistive load for each channel		10			kΩ
Z <sub>OUT</sub>	Output impedance for each channel				50	Ω

Table 10. DC and AC characteristics (continued)

 Valid for ambient operating temperature: T<sub>A</sub> = -20 °C to 85 °C; V<sub>CC</sub> = 2.5 V to 5.1 V; typical T<sub>A</sub> = 25 °C; load capacitance = 20 pF, f<sub>MCLK</sub> = 26 MHz (except where noted).

2. Total accuracy includes line and load regulation, temperature and process condition. It does not include load and line transients.

3. Simulated and determined via design and not 100% tested.

4. Ripple voltage = 0.1 Vpp.

5. Clock input voltage level should not exceed VTCXO voltage.

6. The rise time is measured when clock edge transfers from 10% V<sub>CC</sub> to 90%V<sub>CC</sub>. The fall time is measured when clock edge transfers from 90%V<sub>CC</sub> to 10%V<sub>CC</sub>. The output rise/fall time is guaranteed for all input slew rates.

7. The quiescent current is measured when the enable pins are active, but with no input master clock signal (f<sub>MCLK</sub> = 0 Hz).

8. The active current depends on the input master clock Vpp and frequency and the load condition. The typical test condition is 26 MHz with 1.8 Vpp master clock input,  $C_L = 20 \text{ pF}$ .

9. The test condition is  $V_{ENH} = 1.8$  V and  $V_{ENL} = 0$  V. When output enables simultaneously, there is no intentional skew in design between the output clocks.

10. Guaranteed for all input clock slew rates.



# 8 Package mechanical data

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK<sup>®</sup> packages, depending on their level of environmental compliance. ECOPACK<sup>®</sup> specifications, grade definitions and product status are available at: *www.st.com*. ECOPACK<sup>®</sup> is an ST trademark.



Figure 25. Flip Chip 12-bump, package mechanical outline



Symbol	mm					
Symbol	Min	Тур	Мах	Min	Тур	Мах
А	0.55	0.61	0.66	0.022	0.024	0.026
A1	0.17	0.21	0.24	0.007	0.008	0.009
A2	0.38	0.40	0.42	0.015	0.016	0.017
b	0.22	0.26	0.30	0.008	0.010	0.012
D	1.55	1.60	1.65	0.061	0.063	0.065
D1		1.20			0.047	
E	1.15	1.20	1.25	0.045	0.047	0.049
E1		0.80			0.031	
е	0.36	0.40	0.44	0.014	0.016	0.017
DE	0.18	0.20	0.22	0.007	0.008	0.009
f	0.185	0.195	0.210	0.007	0.008	0.008
CCC		0.05			0.002	

 Table 11.
 Flip Chip 12-bump, package mechanical data





Figure 26. Flip Chip 16-bump, package mechanical outline



Symbol		mm			in		
Symbol	Min	Тур	Мах	Min	Тур	Мах	
А	0.55	0.61	0.66	0.022	0.024	0.026	
A1	0.17	0.21	0.24	0.007	0.008	0.009	
A2	0.38	0.40	0.42	0.015	0.016	0.017	
b	0.22	0.26	0.30	0.008	0.010	0.012	
D	1.55	1.60	1.65	0.061	0.063	0.065	
D1		1.20			0.047		
E	1.55	1.60	1.65	0.061	0.063	0.065	
E1		1.20			0.047		
е	0.36	0.40	0.44	0.014	0.016	0.017	
SD	0.18	0.20	0.22	0.007	0.008	0.009	
SE	0.18	0.20	0.22	0.007	0.008	0.009	
f	0.185	0.195	0.210	0.007	0.008	0.008	
CCC		0.05			0.002		

 Table 12.
 Flip Chip 16-bump, package mechanical data





Figure 27. Flip Chip 12-bump tape and reel specifications





Figure 28. Flip Chip 16-bump tape and reel specifications



# 9 Part numbering

#### Table 13. Ordering information scheme

Example: ST	CD	22	0	0	F3	5	
Device type							
STCD = clock distribution	-						
Channels							
22 = 2-channel <sup>(1)</sup>							
23 = 3-channel <sup>(1)</sup>							
24 = 4-channel							
Enable polarity							
STCD22x0 (user programmable)							
0 = OPT1 sets EN1, OPT2 sets EN2							
STCD23x0 (factory programmable)							
$0 = \overline{\text{EN1}}, \ \overline{\text{EN2}}, \ \overline{\text{EN3}}$							
$1 = \overline{\text{EN1}}, \overline{\text{EN2}}, \text{EN3}$							
2 = EN1, EN2, <del>EN3</del>							
3 = EN1, EN2, EN3							
STCD24x0 (user programmable)							
0 = OPT1 sets EN1 and EN2, OPT2 sets EN3 a	nd EN4	ł					
1 = OPT1 sets EN1, OPT2 sets EN2, EN3, and	EN4 <sup>(1)</sup>						
Master clock request (MC <sub>REQ</sub> )							
$0 = \overline{MC}_{REQ}$ active low							
Package							
F3 = Flip chip, lead-free, pitch = 400 $\mu$ m, bump = 2	250 µm						
(12-bump for 2- or 3-channel, 16-bump for 4-chann	nel)						
Temperature range							
5 = –20 °C to +85 °C							
Shipping method							

 $F = ECOPACK^{(R)}$  package, tape & reel

1. Contact local ST sales office for availability.

For other options, or for more information on any aspect of this device, please contact the ST sales office nearest you.



# 10 Revision history

#### Table 14.Document revision history

Date	Revision	Changes
26-Aug-2009	1	Initial release.
11-Jan-2010	2	Updated footnote 5 in Table 10: DC and AC characteristics.



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2010 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com



Doc ID 15400 Rev 2