

STLD200N4F6AG

Automotive N-channel 40 V, 1.27 mΩ typ., 120 A STripFET™ F6 Power MOSFET in a PowerFLAT™ 5x6 dual side cooling

Datasheet - preliminary data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	ΙD
STLD200N4F6AG	40 V	1.5 mΩ	120 A

- Designed for automotive applications
- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

Applications

Switching applications

Description

This device is an N-channel Power MOSFET developed using the STripFET $^{\text{TM}}$ F6 technology with a new trench gate structure. The resulting Power MOSFET exhibits very low $R_{\text{DS(on)}}$ in all packages.

Table 1: Device summary

Order code	Marking	Package	Packaging
STLD200N4F6AG	200	PowerFLAT™ 5x6 dual side cooling	Tape and reel

Contents STLD200N4F6AG

Contents

1	Electric	al ratings	3
2	Electric	al characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	8
4	Packag	e information	9
	4.1	PowerFLAT™ 5X6 dual side cooling package information	9
5	Revisio	n history	11

STLD200N4F6AG Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit	
V _{DS}	Drain-source voltage	40	V	
V _{GS}	Gate-source voltage	± 20	V	
I _D ⁽¹⁾⁽²⁾	Drain current (continuous) at T _C = 25 °C	120	Α	
I _D ⁽¹⁾⁽²⁾	Drain current (continuous) at T _C = 100 °C	120	Α	
I _{DM} ⁽²⁾⁽³⁾	Drain current (pulsed)	480	Α	
P _{TOT} ⁽²⁾	Total dissipation at T _C = 25 °C	158	W	
TJ	T _J Operating junction temperature range		°C	
T _{stg}	- 55 to 175 Storage temperature range			

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-c} top side	Thermal resistance junction-case top side	2.8	
Rthj-c bottom side	Thermal resistance junction-case bottom side	0.95	°C/W
R _{thj-pcb} ⁽¹⁾	Thermal resistance junction-pcb	31.3	

Notes:

Table 4: Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AV}	Avalanche current, repetitive or not repetitive (pulse width limited by maximum junction temperature)	90	Α
E _{AS}	Single pulse avalanche energy ($T_j = 25$ °C, $I_C = I_{AV}$, $V_{DD} = 16$ V)	400	mJ

⁽¹⁾Limited by package.

 $[\]ensuremath{^{(2)}}\xspace$ The value is rated according to $R_{thj\text{-}case\ bottom\ side}.$

 $[\]ensuremath{^{(3)}}\mbox{Pulse}$ width limited by safe operating area.

 $^{^{(1)}}$ When mounted on 1 inch² 2 Oz. Cu board, t ≤ 10 s

Electrical characteristics STLD200N4F6AG

2 Electrical characteristics

(T_C= 25 °C unless otherwise specified)

Table 5: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	40			>
	Zara gata valtaga Drain	V _{GS} = 0 V, V _{DS} = 16 V			1	μΑ
IDSS	Zero gate voltage Drain current	V _{GS} = 0 V, V _{DS} = 16 V, Tj = 125 °C			10	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 1 \text{ mA}$	2		4	V
В	Static drain-source on-	V _{GS} = 10 V, I _D = 75 A		1.27	1.50	mΩ
R _{DS(on)}	resistance	$V_{GS} = 6.5 \text{ V}, I_{D} = 75 \text{ A}$		1.48	2.00	11122

Table 6: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
Ciss	Input capacitance		•	10700	ı	pF
Coss	Output capacitance	$V_{DS} = 10 \text{ V, } f = 1 \text{ MHz,}$	ı	1530	ı	pF
C _{rss}	Reverse transfer capacitance	$V_{GS} = 0 V$	1	1100	ı	pF
Q_g	Total gate charge	$V_{DD} = 32 \text{ V}, I_D = 90 \text{ A},$	ı	172	ı	nC
Qgs	Gate-source charge	V _{GS} = 10 V (see Figure 14: "Test circuit for gate charge	-	56	-	nC
Q_{gd}	Gate-drain charge	behavior")	-	48	-	nC

Table 7: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V _{DD} = 20 V, I _D = 90 A	ı	150	1	ns
tr	Rise time	$R_G = 30 \Omega$, $V_{GS} = 10 V$ (see	-	440	-	ns
t _{d(off)}	Turn-off-delay time	Figure 13: "Test circuit for	-	600	-	ns
t _f	Fall time	resistive load switching times")	-	410	-	ns

Table 8: Source drain diode

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD} ⁽¹⁾	Source-drain current		-		120	Α
I _{SDM} ⁽¹⁾⁽²⁾	Source-drain current (pulsed)		1		480	Α
V _{SD} (3)	Forward on voltage	V _{GS} = 0 V, I _{SD} = 90 A	-		1.2	٧
t _{rr}	Reverse recovery time	$I_{SD} = 90 \text{ A}, \text{ di/dt} = 100 \text{ A/}\mu\text{s},$	-	40		ns
Qrr	Reverse recovery charge	V _{DD} = 20 V (see Figure 15: "Test circuit for inductive load	-	53		nC
I _{RRM}	Reverse recovery current	switching and diode recovery times")	-	2.5		Α


Notes:


⁽¹⁾Limited by package.


 $^{^{(2)}}$ Pulse width is limited by safe operating area


 $^{^{(3)}}$ Pulse test: pulse duration = 300 μ s, duty cycle 1.5%


2.1 Electrical characteristics (curves)

















Figure 9: Normalized gate threshold voltage vs temperature

V_{GS(th)}
(norm.)

1.2

1

0.8

0.6

0.4

-75

-25

25

75

125

T_j (°C)

Figure 10: Normalized on-resistance vs temperature


R_{DS(on)} GIPD200120161136RON
(norm.)


2.2 I_D = 75 A

1.8

1.4

1
0.6
0.2
-75 -25 25 75 125 T_j (°C)





Test circuits STLD200N4F6AG

3 Test circuits

Figure 13: Test circuit for resistive load switching times

Figure 14: Test circuit for gate charge behavior

12 V 47 KΩ 100 Ω D.U.T.

12 V 47 KΩ VGD

14 VGD

14 VGD

14 VGD

15 VGD

16 CONST

100 Ω OVG

17 VGD

18 VGD

18 VGD

18 VGD

18 VGD


18 VGD


18 VGD


19 VGD

10 VGD

Figure 15: Test circuit for inductive load switching and diode recovery times







Package information 4

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: www.st.com. ECOPACK® is an ST trademark.


4.1 PowerFLAT™ 5X6 dual side cooling package information

Figure 19: PowerFLAT™ 5x6 dual side cooling package outline BOTTOM VIEW E SIDE VIEW D3 01 D Plated Area E3 Ε4 H TOP VIEW 8548760_1

Table 9: PowerFLAT™ 5x6 dual side cooling mechanical data

		mm		
Dim.	Min.	Тур.	Max.	
А	0.66	0.71	0.76	
A1	0.60		0.75	
b	0.33	0.43	0.53	
С	0.15	0.203	0.30	
D		5.00 BSC		
D1	4.06	4.21	4.36	
D2		2.40 BSC		
D3	2.80	3.30	3.80	
E		6.00 BSC		
E1	3.525	3.675	3.825	
E2	1.05	1.20	1.35	
E3		3.80 BSC		
E4	4.20	4.70	5.20	
е		1.27 BSC		
I			0.15	
L	0.15	0.25	0.35	
L1	0.925	1.05	1.175	
L2	0.45	0.575	0.70	
θ	12° BSC			
ϑ1	7° BSC			
j	0.20 BSC			

Figure 20: PowerFLAT™ 5x6 dual side cooling recommended footprint (dimensions are in mm)



STLD200N4F6AG Revision history

5 Revision history

Table 10: Document revision history

Date	Revision	Changes
19-Jan-2016	1	First release.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved