



# ISO776x High-speed, robust EMC, reinforced six-channel digital isolators

## 1 Features

- 100 Mbps data rate
- Robust isolation barrier:
  - >100-Year projected lifetime
  - Up to 5000 V<sub>RMS</sub> isolation rating
  - Up to 12.8 kV surge capability
  - ±100 kV/μs Typical CMTI
- Wide supply range: 2.25 V to 5.5 V
- 2.25-V to 5.5-V Level translation
- Default output *high* (ISO776x) and *low* (ISO776xF) Options
- Wide temperature range: -55°C to +125°C
- Low power consumption, typical 1.4 mA per channel at 1 Mbps
- Low propagation delay: 11 ns typical at 5 V
- Robust Electromagnetic Compatibility (EMC):
  - System-level ESD, EFT, and surge immunity
  - ±8 kV IEC 61000-4-2 Contact discharge protection across isolation barrier
  - Low emissions
- Wide-SOIC (DW-16) and SSOP (DBQ-16) package options
- Automotive version available: [ISO776x-Q1](#)
- Safety-related certifications:
  - Reinforced insulation per DIN V VDE V 0884-11:2017-01
  - UL 1577 component recognition program
  - CSA Certification per IEC 60950-1, IEC 62368-1, and IEC 60601-1
  - CQC Certification per GB4943.1-2011
  - TUV Certification according to EN 60950-1 and EN 61010-1

## 2 Applications

- Industrial automation
- Motor control
- Power supplies
- Solar inverters
- Medical equipment

## 3 Description

The ISO776x devices are high-performance, six-channel digital isolators with 5000-V<sub>RMS</sub> (DW package) and 3000-V<sub>RMS</sub> (DBQ package) isolation ratings per UL 1577. This family of devices is also certified according to VDE, CSA, TUV and CQC.


The ISO776x family of devices provides high-electromagnetic immunity and low emissions at low-power consumption, while isolating CMOS or LVC MOS digital I/Os. Each isolation channel has

a logic-input and logic-output buffer separated by a double capacitive silicon dioxide (SiO<sub>2</sub>) insulation barrier. The ISO776x family of devices is available in all possible pin configurations such that all six channels are in the same direction, or one, two, or three channels are in reverse direction while the remaining channels are in forward direction. If the input power or signal is lost, the default output is *high* for devices without suffix F and *low* for devices with suffix F. See the [Device Functional Modes](#) section for further details.

Used in conjunction with isolated power supplies, this family of devices helps prevent noise currents on data buses, such as RS-485, RS-232, and CAN, or other circuits from entering the local ground and interfering with or damaging sensitive circuitry. Through innovative chip design and layout techniques, electromagnetic compatibility of the ISO776x family of devices has been significantly enhanced to ease system-level ESD, EFT, surge, and emissions compliance. The ISO776x family of devices is available in 16-pin SOIC and SSOP packages.

## Device Information

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ISO7760	SOIC (16)	10.30 mm × 7.50 mm
ISO7761		
ISO7762	SSOP (16)	4.90 mm × 3.90 mm
ISO7763		



Copyright © 2016, Texas Instruments Incorporated

V<sub>cci</sub>=Input V<sub>cc</sub>, V<sub>cco</sub>=Output V<sub>cc</sub>  
 GNDI=Input ground, GNDO=Output ground

## Simplified Schematic



An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

## Table of Contents

<b>1 Features.....</b>	<b>1</b>	6.18 Insulation Characteristics Curves.....	<b>21</b>
<b>2 Applications.....</b>	<b>1</b>	6.19 Typical Characteristics.....	<b>22</b>
<b>3 Description.....</b>	<b>1</b>	<b>7 Parameter Measurement Information.....</b>	<b>25</b>
<b>4 Revision History.....</b>	<b>2</b>	<b>8 Detailed Description.....</b>	<b>26</b>
<b>5 Pin Configuration and Functions.....</b>	<b>4</b>	8.1 Overview.....	<b>26</b>
<b>6 Specifications.....</b>	<b>7</b>	8.2 Functional Block Diagram.....	<b>26</b>
6.1 Absolute Maximum Ratings.....	7	8.3 Feature Description.....	<b>27</b>
6.2 ESD Ratings.....	7	8.4 Device Functional Modes.....	<b>28</b>
6.3 Recommended Operating Conditions.....	7	<b>9 Application and Implementation.....</b>	<b>29</b>
6.4 Thermal Information.....	8	9.1 Application Information.....	<b>29</b>
6.5 Power Ratings.....	8	9.2 Typical Application.....	<b>29</b>
6.6 Insulation Specifications.....	9	<b>10 Power Supply Recommendations.....</b>	<b>33</b>
6.7 Safety-Related Certifications.....	11	<b>11 Layout.....</b>	<b>34</b>
6.8 Safety Limiting Values.....	12	11.1 Layout Guidelines.....	<b>34</b>
6.9 Electrical Characteristics—5-V Supply.....	13	11.2 Layout Example.....	<b>34</b>
6.10 Supply Current Characteristics—5-V Supply.....	14	<b>12 Device and Documentation Support.....</b>	<b>35</b>
6.11 Electrical Characteristics—3.3-V Supply.....	15	12.1 Documentation Support.....	<b>35</b>
6.12 Supply Current Characteristics—3.3-V Supply.....	16	12.2 Related Links.....	<b>35</b>
6.13 Electrical Characteristics—2.5-V Supply.....	17	12.3 Receiving Notification of Documentation Updates.....	<b>35</b>
6.14 Supply Current Characteristics—2.5-V Supply.....	18	12.4 Community Resources.....	<b>35</b>
6.15 Switching Characteristics—5-V Supply.....	19	12.5 Trademarks.....	<b>35</b>
6.16 Switching Characteristics—3.3-V Supply.....	19	<b>13 Mechanical, Packaging, and Orderable</b>	
6.17 Switching Characteristics—2.5-V Supply.....	20	<b>Information.....</b>	<b>35</b>

## 4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (February 2019) to Revision F (November 2022)	Page
• Updated the numbering format for tables, figures, and cross-references throughout the document.....	<b>1</b>

Changes from Revision D (November 2018) to Revision E (February 2019)	Page
• Changed CPG parameter description From: "External clearance" To: "External creepage" in <a href="#">Section 6.6</a> table .....	<b>9</b>

Changes from Revision C (January 2018) to Revision D (November 2018)	Page
• Made editorial and cosmetic changes throughout the document.....	<b>1</b>
• Changed From: "Isolation Barrier Life: >40 Years" To: ">100-Year Projected Lifetime" in <a href="#">Section 1</a> .....	<b>1</b>
• Added "Up to 5000 V <sub>RMS</sub> Isolation Rating" in <a href="#">Section 1</a> .....	<b>1</b>
• Added "Up to 12.8 kV Surge Capability" in <a href="#">Section 1</a> .....	<b>1</b>
• Added " $\pm 8$ kV IEC 61000-4-2 Contact Discharge Protection across Isolation Barrier" in <a href="#">Section 1</a> .....	<b>1</b>
• Added "Automotive Version Available: ISO776x-Q1" in <a href="#">Section 1</a> .....	<b>1</b>
• Deleted "Certification Planned" statement throughout the document .....	<b>1</b>
• Updated <a href="#">Section 2</a> list.....	<b>1</b>
• Changed <a href="#">Figure 3-1</a> to show series isolation capacitors.....	<b>1</b>
• Added "Contact discharge per IEC 61000-4-2" specification of $\pm 8000$ V in <a href="#">Section 6.2</a> table.....	<b>7</b>
• Added table note to <i>Data rate</i> specification in <a href="#">Section 6.3</a> table .....	<b>7</b>
• Changed V <sub>IORM</sub> Value for DW-16 package From: "1414 V <sub>PK</sub> " To: "2121 V <sub>PK</sub> " in <a href="#">Section 6.6</a> table.....	<b>9</b>
• Changed V <sub>IOWM</sub> Values for DW-16 package From: "1000 V <sub>RMS</sub> " and "1414 V <sub>DC</sub> " To: "1500 V <sub>RMS</sub> " and "2121 V <sub>DC</sub> " in <a href="#">Section 6.6</a> table .....	<b>9</b>
• Added 'see <a href="#">Figure 9-7</a> ' to TEST CONDITIONS of V <sub>IOWM</sub> specification.....	<b>9</b>
• Updated certification information in <a href="#">Section 6.7</a> table.....	<b>11</b>
• Changed From: "Table 2" To: "Safety Related Certifications" in <a href="#">Table 8-1</a> table note.....	<b>27</b>
• Changed <a href="#">Figure 8-3</a> .....	<b>28</b>

- Added [Section 9.2.3.1](#) sub-section under [Section 9.2.3](#) section..... [32](#)

<b>Changes from Revision B (November 2017) to Revision C (January 2018)</b>	<b>Page</b>
• Changed the $C_{IO}$ value for the DBQ package from 1.1 to 0.9 pF in the <i>Insulation Specifications</i> table.....	<a href="#">9</a>

<b>Changes from Revision A (August 2017) to Revision B (November 2017)</b>	<b>Page</b>
• Changed the CSA certification wording in the <i>Features and Safety-Related Certifications</i> table.....	<a href="#">1</a>
• Changed the isolation voltage for the DBQ-16 package from 2500 to 3000 V <sub>RMS</sub> .....	<a href="#">1</a>
• Added the maximum transient isolation voltage for the DW-16 package of the ISO7761, ISO7762, and ISO7763 devices in the <i>Insulation Specifications</i> and <i>Safety-Related Certifications</i> tables. Also changed the maximum value for the DBQ-16 package from 3600 to 4242 for all devcies.....	<a href="#">9</a>
• Changed the table note and table condition for the <i>Safety Limiting Values</i> .....	<a href="#">12</a>
• Added the supply current vs data rate graphs for the ISO7761, ISO7762, and ISO7763 in the <i>Typical Characteristics</i> section.....	<a href="#">22</a>

<b>Changes from Revision * (August 2017) to Revision A (August 2017)</b>	<b>Page</b>
• Deleted EN from the <i>Common-Mode Transient Immunity Test Circuit</i> figure.....	<a href="#">25</a>
• Changed the $V_{CC1}$ and $V_{CC2}$ signals in the <i>Typical ISO7761 Circuit Hook-up</i> figure.....	<a href="#">30</a>

## 5 Pin Configuration and Functions






Figure 5-1. ISO7760 DW and DBQ Packages 16-Pin SOIC and SSOP Top View



**Figure 5-2. ISO7761 DW and DBQ Packages 16-Pin SOIC and SSOP Top View**



**Figure 5-3. ISO7762 DW and DBQ Packages 16-Pin SOIC and SSOP Top View**




Figure 5-4. ISO7763 DW and DBQ Packages 16-Pin SOIC and SSOP Top View

Table 5-1. Pin Functions

NAME	PIN NO.				I/O	DESCRIPTION
	ISO7760	ISO7761	ISO7762	ISO7763		
GND1	8	8	8	8	—	Ground connection for V <sub>CC1</sub>
GND2	9	9	9	9	—	Ground connection for V <sub>CC2</sub>
INA	2	2	2	2	I	Input, channel A
INB	3	3	3	3	I	Input, channel B
INC	4	4	4	4	I	Input, channel C
IND	5	5	5	12	I	Input, channel D
INE	6	6	11	11	I	Input, channel E
INF	7	10	10	10	I	Input, channel F
OUTA	15	15	15	15	O	Output, channel A
OUTB	14	14	14	14	O	Output, channel B
OUTC	13	13	13	13	O	Output, channel C
OUTD	12	12	12	5	O	Output, channel D
OUTE	11	11	6	6	O	Output, channel E
OUTF	10	7	7	7	O	Output, channel F
V <sub>CC1</sub>	1	1	1	1	—	Power supply, side 1
V <sub>CC2</sub>	16	16	16	16	—	Power supply, side 2

## 6 Specifications

### 6.1 Absolute Maximum Ratings

See <sup>(1)</sup>

		MIN	MAX	UNIT
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply voltage <sup>(2)</sup>	-0.5	6	V
V	Voltage at INx, OUTx	-0.5	V <sub>CCX</sub> + 0.5 <sup>(3)</sup>	V
I <sub>O</sub>	Output current	-15	15	mA
T <sub>J</sub>	Junction temperature		150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values except differential I/O bus voltages are with respect to the local ground terminal (GND1 or GND2) and are peak voltage values.
- (3) Maximum voltage must not exceed 6 V

### 6.2 ESD Ratings

		VALUE	UNIT
V <sub>(ESD)</sub>	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±6000
		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±1500
		Contact discharge per IEC 61000-4-2; Isolation barrier withstand test <sup>(3)</sup> <sup>(4)</sup>	±8000

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- (3) IEC ESD strike is applied across the barrier with all pins on each side tied together creating a two-terminal device.
- (4) Testing is carried out in air or oil to determine the intrinsic contact discharge capability of the device.

### 6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
V <sub>CC1</sub> , V <sub>CC2</sub>	Supply voltage	2.25		5.5	V
V <sub>CC(UVLO+)</sub>	UVLO threshold when supply voltage is rising		2	2.25	V
V <sub>CC(UVLO-)</sub>	UVLO threshold when supply voltage is falling	1.7	1.8		V
V <sub>HYS(UVLO)</sub>	Supply voltage UVLO hysteresis	100	200		mV
I <sub>OH</sub>	High-level output current	V <sub>CCO</sub> <sup>(1)</sup> = 5 V	-4		mA
		V <sub>CCO</sub> = 3.3 V	-2		
		V <sub>CCO</sub> = 2.5 V	-1		
I <sub>OL</sub>	Low-level output current	V <sub>CCO</sub> = 5 V		4	mA
		V <sub>CCO</sub> = 3.3 V		2	
		V <sub>CCO</sub> = 2.5 V		1	
V <sub>IH</sub>	High-level input voltage	0.7 × V <sub>CCI</sub> <sup>(1)</sup>		V <sub>CCI</sub>	V
V <sub>IL</sub>	Low-level input voltage	0	0.3 × V <sub>CCI</sub>		V
DR <sup>(2)</sup>	Data rate	0	100	100	Mbps
T <sub>A</sub>	Ambient temperature	-55	25	125	°C

(1) V<sub>CCI</sub> = Input-side V<sub>CC</sub>; V<sub>CCO</sub> = Output-side V<sub>CC</sub>.

(2) 100 Mbps is the maximum specified data rate, although higher data rates are possible.

## 6.4 Thermal Information

THERMAL METRIC <sup>(1)</sup>	ISO776x		UNIT
	DW (SOIC)	DBQ (SSOP)	
	16 PINS	16 PINS	
R <sub>θJA</sub> Junction-to-ambient thermal resistance	60.3	86.5	°C/W
R <sub>θJC(top)</sub> Junction-to-case(top) thermal resistance	24.0	26.9	°C/W
R <sub>θJB</sub> Junction-to-board thermal resistance	29.3	36.6	°C/W
Ψ <sub>JT</sub> Junction-to-top characterization parameter	3.3	1.7	°C/W
Ψ <sub>JB</sub> Junction-to-board characterization parameter	28.7	36.1	°C/W
R <sub>θJC(bottom)</sub> Junction-to-case(bottom) thermal resistance	n/a	n/a	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics application report](#).

## 6.5 Power Ratings

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>ISO7760</b>					
P <sub>D</sub> Maximum power dissipation (both sides)	V <sub>CC1</sub> = V <sub>CC2</sub> = 5.5 V, T <sub>J</sub> = 150°C, C <sub>L</sub> = 15 pF, input a 50-MHz 50% duty cycle square wave		292		mW
P <sub>D1</sub> Maximum power dissipation (side 1)	V <sub>CC1</sub> = V <sub>CC2</sub> = 5.5 V, T <sub>J</sub> = 150°C, C <sub>L</sub> = 15 pF, input a 50-MHz 50% duty cycle square wave		50		mW
P <sub>D2</sub> Maximum power dissipation (side 2)	V <sub>CC1</sub> = V <sub>CC2</sub> = 5.5 V, T <sub>J</sub> = 150°C, C <sub>L</sub> = 15 pF, input a 50-MHz 50% duty cycle square wave		242		mW
<b>ISO7761</b>					
P <sub>D</sub> Maximum power dissipation (both sides)	V <sub>CC1</sub> = V <sub>CC2</sub> = 5.5 V, T <sub>J</sub> = 150°C, C <sub>L</sub> = 15 pF, input a 50-MHz 50% duty cycle square wave		292		mW
P <sub>D1</sub> Maximum power dissipation (side 1)	V <sub>CC1</sub> = V <sub>CC2</sub> = 5.5 V, T <sub>J</sub> = 150°C, C <sub>L</sub> = 15 pF, input a 50-MHz 50% duty cycle square wave		83		mW
P <sub>D2</sub> Maximum power dissipation (side 2)	V <sub>CC1</sub> = V <sub>CC2</sub> = 5.5 V, T <sub>J</sub> = 150°C, C <sub>L</sub> = 15 pF, input a 50-MHz 50% duty cycle square wave		209		mW
<b>ISO7762</b>					
P <sub>D</sub> Maximum power dissipation (both sides)	V <sub>CC1</sub> = V <sub>CC2</sub> = 5.5 V, T <sub>J</sub> = 150°C, C <sub>L</sub> = 15 pF, input a 50-MHz 50% duty cycle square wave		292		mW
P <sub>D1</sub> Maximum power dissipation (side 1)	V <sub>CC1</sub> = V <sub>CC2</sub> = 5.5 V, T <sub>J</sub> = 150°C, C <sub>L</sub> = 15 pF, input a 50-MHz 50% duty cycle square wave		116		mW
P <sub>D2</sub> Maximum power dissipation (side 2)	V <sub>CC1</sub> = V <sub>CC2</sub> = 5.5 V, T <sub>J</sub> = 150°C, C <sub>L</sub> = 15 pF, input a 50-MHz 50% duty cycle square wave		176		mW
<b>ISO7763</b>					
P <sub>D</sub> Maximum power dissipation (both sides)	V <sub>CC1</sub> = V <sub>CC2</sub> = 5.5 V, T <sub>J</sub> = 150°C, C <sub>L</sub> = 15 pF, input a 50-MHz 50% duty cycle square wave		292		mW
P <sub>D1</sub> Maximum power dissipation (side 1)	V <sub>CC1</sub> = V <sub>CC2</sub> = 5.5 V, T <sub>J</sub> = 150°C, C <sub>L</sub> = 15 pF, input a 50-MHz 50% duty cycle square wave		146		mW
P <sub>D2</sub> Maximum power dissipation (side 2)	V <sub>CC1</sub> = V <sub>CC2</sub> = 5.5 V, T <sub>J</sub> = 150°C, C <sub>L</sub> = 15 pF, input a 50-MHz 50% duty cycle square wave		146		mW

## 6.6 Insulation Specifications

PARAMETER	TEST CONDITIONS	VALUE		UNIT
		DW-16	DBQ-16	
CLR External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	>8	>3.7	mm
CPG External creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	>8	>3.7	mm
DTI Distance through the insulation	Minimum internal gap (internal clearance)	>21	>21	μm
CTI Tracking resistance (comparative tracking index)	DIN EN 60112 (VDE 0303-11); IEC 60112; UL 746A	>600	>600	V
Material group	According to IEC 60664-1	I	I	
Overvoltage category per IEC 60664-1	Rated mains voltage ≤ 150 V <sub>RMS</sub>	I–IV	I–IV	
	Rated mains voltage ≤ 300 V <sub>RMS</sub>	I–IV	I–III	
	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I–IV	n/a	
	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	I–III	n/a	
<b>DIN V VDE V 0884-11:2017-01<sup>(2)</sup></b>				
V <sub>IORM</sub> Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	566	V <sub>PK</sub>
V <sub>IOWM</sub> Maximum working isolation voltage	AC voltage; Time dependent dielectric breakdown (TDDB) test; see <a href="#">Figure 9-7</a>	1500	400	V <sub>RMS</sub>
	DC voltage	2121	566	V <sub>DC</sub>
V <sub>IOTM</sub> Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> , t = 60 s (qualification) V <sub>TEST</sub> = 1.2 × V <sub>IOTM</sub> , t = 1 s (100% production)	ISO7760 ISO7761, ISO7762, ISO7763	8000 7071	4242 V <sub>PK</sub>
V <sub>IOSM</sub> Maximum surge isolation voltage <sup>(3)</sup>	Test method per IEC 62368-1, 1.2/50 μs waveform, V <sub>TEST</sub> = 1.6 × V <sub>IOSM</sub> (qualification)	8000	4000	V <sub>PK</sub>
q <sub>pd</sub> Apparent charge <sup>(4)</sup>	Method a, After Input/Output safety test subgroup 2/3, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s; V <sub>pd(m)</sub> = 1.2 × V <sub>IORM</sub> , t <sub>m</sub> = 10 s	≤5	≤5	pC
	Method a, After environmental tests subgroup 1, V <sub>ini</sub> = V <sub>IOTM</sub> , t <sub>ini</sub> = 60 s; V <sub>pd(m)</sub> = 1.6 × V <sub>IORM</sub> , t <sub>m</sub> = 10 s	≤5	≤5	
	Method b1; At routine test (100% production) and preconditioning (type test) V <sub>ini</sub> = 1.2 × V <sub>IOTM</sub> , t <sub>ini</sub> = 1 s; V <sub>pd(m)</sub> = 1.875 × V <sub>IORM</sub> , t <sub>m</sub> = 1 s	≤5	≤5	
C <sub>IO</sub> Barrier capacitance, input to output <sup>(5)</sup>	V <sub>IO</sub> = 0.4 × sin (2πft), f = 1 MHz	~1.1	~0.9	pF
R <sub>IO</sub> Isolation resistance <sup>(5)</sup>	V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	>10 <sup>12</sup>	>10 <sup>12</sup>	Ω
	V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	>10 <sup>11</sup>	>10 <sup>11</sup>	
	V <sub>IO</sub> = 500 V, T <sub>S</sub> = 150°C	>10 <sup>9</sup>	>10 <sup>9</sup>	
Pollution degree		2	2	
Climatic category		55/125/ 21	55/125/ 21	
<b>UL 1577</b>				
V <sub>IISO</sub> Withstanding isolation voltage	V <sub>TEST</sub> = V <sub>IISO</sub> , t = 60 s (qualification), V <sub>TEST</sub> = 1.2 × V <sub>IISO</sub> , t = 1 s (100% production)	5000	3000	V <sub>RMS</sub>

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.
- (2) This coupler is suitable for safe *electrical insulation only* within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).

- (5) All pins on each side of the barrier tied together creating a two-terminal device.

## 6.7 Safety-Related Certifications

VDE	CSA	UL	CQC	TUV
Certified according to DIN V VDE V 0884-11:2017-01	Certified according to IEC 60950-1, IEC 62368-1 and IEC 60601-1	Recognized under UL 1577 Component Recognition Program	Certified according to GB 4943.1-2011	Certified according to EN 61010-1:2010 (3rd Ed) and EN 60950-1:2006/A2:2013
Reinforced Insulation; Maximum transient isolation voltage, 8000 $V_{PK}$ (ISO7760 in DW-16), 7071 $V_{PK}$ (ISO7761, ISO7762, ISO7763 in DW-16) and 4242 $V_{PK}$ (DBQ-16); Maximum repetitive peak isolation voltage, 2121 $V_{PK}$ (DW-16) and 566 $V_{PK}$ (DBQ-16); Maximum surge isolation voltage, 8000 $V_{PK}$ (DW-16) and 4000 $V_{PK}$ (DBQ-16)	Reinforced insulation per CSA 60950-1-07+A1+A2, IEC 60950-1 2nd Ed.+A1+A2, CSA 62368-1-14 and IEC 62368-1:2014 800 $V_{RMS}$ (DW-16) and 370 $V_{RMS}$ (DBQ-16) maximum working voltage (pollution degree 2, material group I); <b>DW-16:</b> 2 MOPP (Means of Patient Protection) per CSA 60601-1:14 and IEC 60601-1 Ed. 3.1, 250 $V_{RMS}$ maximum working voltage	<b>DW-16:</b> Single protection, 5000 $V_{RMS}$ ; <b>DBQ-16:</b> Single protection, 3000 $V_{RMS}$	<b>DW-16:</b> Reinforced Insulation, Altitude $\leq$ 5000 m, Tropical Climate, 400 $V_{RMS}$ maximum working voltage; <b>DBQ-16:</b> Basic Insulation, Altitude $\leq$ 5000 m, Tropical Climate, 250 $V_{RMS}$ maximum working voltage	5000 $V_{RMS}$ Reinforced insulation per EN 61010-1:2010 (3rd Ed) up to working voltage of 600 $V_{RMS}$ (DW-16) and 300 $V_{RMS}$ (DBQ-16) 5000 $V_{RMS}$ Reinforced insulation per EN 60950-1:2006/A2:2013 up to working voltage of 800 $V_{RMS}$ (DW-16) and 370 $V_{RMS}$ (DBQ-16)
Certificate number: 40040142	Master contract number: 220991	File number: E181974	Certificate number: CQC15001121716 (DW) Certificate number: CQC18001199097 (DBQ)	Client ID number: 77311

## 6.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
<b>DW-16 PACKAGE</b>					
Is Safety input, output, or supply current <sup>(1)</sup>	R <sub>θJA</sub> = 60.3 °C/W, V <sub>I</sub> = 5.5 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 6-1</a>	377	mA		
	R <sub>θJA</sub> = 60.3 °C/W, V <sub>I</sub> = 3.6 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 6-1</a>	576			
	R <sub>θJA</sub> = 60.3 °C/W, V <sub>I</sub> = 2.75 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 6-1</a>	754			
P <sub>S</sub> Safety input, output, or total power <sup>(1)</sup>	R <sub>θJA</sub> = 60.3 °C/W, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 6-3</a>	2073	mW		
T <sub>S</sub> Maximum safety temperature <sup>(1)</sup>		150	°C		
<b>DBQ-16 PACKAGE</b>					
Is Safety input, output, or supply current <sup>(1)</sup>	R <sub>θJA</sub> = 86.5 °C/W, V <sub>I</sub> = 5.5 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 6-2</a>	263	mA		
	R <sub>θJA</sub> = 86.5 °C/W, V <sub>I</sub> = 3.6 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 6-2</a>	401			
	R <sub>θJA</sub> = 86.5 °C/W, V <sub>I</sub> = 2.75 V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 6-2</a>	525			
P <sub>S</sub> Safety input, output, or total power <sup>(1)</sup>	R <sub>θJA</sub> = 86.5 °C/W, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C, see <a href="#">Figure 6-4</a>	1445	mW		
T <sub>S</sub> Maximum safety temperature <sup>(1)</sup>		150	°C		

- (1) The maximum safety temperature, T<sub>S</sub>, has the same value as the maximum junction temperature, T<sub>J</sub>, specified for the device. The Is and P<sub>S</sub> parameters represent the safety current and safety power respectively. The maximum limits of Is and P<sub>S</sub> should not be exceeded. These limits vary with the ambient temperature, T<sub>A</sub>.

The junction-to-air thermal resistance, R<sub>θJA</sub>, in the [Section 6.4](#) table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

$$T_J = T_A + R_{\theta JA} \times P, \text{ where } P \text{ is the power dissipated in the device.}$$

$$T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S, \text{ where } T_{J(max)} \text{ is the maximum allowed junction temperature.}$$

$$P_S = I_S \times V_I, \text{ where } V_I \text{ is the maximum input voltage.}$$

## 6.9 Electrical Characteristics—5-V Supply

$V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$ High-level output voltage	$I_{OH} = -4 \text{ mA}$ ; see <a href="#">Figure 7-1</a>	$V_{CCO}$ <sup>(1)</sup> – 0.4	4.8		V
$V_{OL}$ Low-level output voltage	$I_{OL} = 4 \text{ mA}$ ; see <a href="#">Figure 7-1</a>		0.2	0.4	V
$V_{IT+(IN)}$ Rising input threshold voltage			$0.6 \times V_{CCI}$	$0.7 \times V_{CCI}$	V
$V_{IT-(IN)}$ Falling input threshold voltage			$0.3 \times V_{CCI}$	$0.4 \times V_{CCI}$	V
$V_{I(HYS)}$ Input threshold voltage hysteresis			$0.1 \times V_{CCI}$	$0.2 \times V_{CCI}$	V
$I_{IH}$ High-level input current	$V_{IH} = V_{CCI}$ <sup>(1)</sup> at INx			10	$\mu\text{A}$
$I_{IL}$ Low-level input current	$V_{IL} = 0 \text{ V}$ at INx		-10		$\mu\text{A}$
CMTI Common-mode transient immunity	$V_I = V_{CCI}$ or 0 V, $V_{CM} = 1200 \text{ V}$ ; see <a href="#">Figure 7-3</a>	85	100		kV/ $\mu\text{s}$
$C_I$ Input capacitance <sup>(2)</sup>	$V_I = V_{CC} / 2 + 0.4 \times \sin(2\pi ft)$ , $f = 1 \text{ MHz}$ , $V_{CC} = 5 \text{ V}$		2		pF

(1)  $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ .

(2) Measured from input pin to ground.

## 6.10 Supply Current Characteristics—5-V Supply

$V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted).

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
<b>ISO7760</b>						
Supply current - DC signal	$V_I = V_{CC1}$ (ISO7760); $V_I = 0 \text{ V}$ (ISO7760 with F suffix)	$I_{CC1}$	1.6	2.3		mA
		$I_{CC2}$	3	4.9		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	$I_{CC1}$	8	11.3		mA
		$I_{CC2}$	3.3	5.3		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	$I_{CC1}$	5	6.4		mA
		$I_{CC2}$	3.5	5.6		
		$I_{CC1}$	5.2	6.7		
		$I_{CC2}$	6.4	9		
		$I_{CC1}$	7	9		
		$I_{CC2}$	35	44		
<b>ISO7761</b>						
Supply current - DC signal	$V_I = V_{CCI}$ (ISO7761); $V_I = 0 \text{ V}$ (ISO7761 with F suffix)	$I_{CC1}$	1.9	2.7		mA
		$I_{CC2}$	2.9	4.7		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	$I_{CC1}$	7.3	10.6		mA
		$I_{CC2}$	4.2	6.6		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	$I_{CC1}$	4.7	6.4		mA
		$I_{CC2}$	3.8	5.9		
		$I_{CC1}$	5.3	7.2		
		$I_{CC2}$	6.3	8.8		
		$I_{CC1}$	11.5	15		
		$I_{CC2}$	30.5	38		
<b>ISO7762</b>						
Supply current - DC signal	$V_I = V_{CCI}$ (ISO7762); $V_I = 0 \text{ V}$ (ISO7762 with F suffix)	$I_{CC1}$	2.1	3.2		mA
		$I_{CC2}$	2.6	4.2		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	$I_{CC1}$	6.5	9.3		mA
		$I_{CC2}$	5	7.5		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	$I_{CC1}$	4.5	6.3		mA
		$I_{CC2}$	4	6.1		
		$I_{CC1}$	5.6	7.6		
		$I_{CC2}$	6	8.4		
		$I_{CC1}$	16.5	21		
		$I_{CC2}$	25.7	32		
<b>ISO7763</b>						
Supply current - DC signal	$V_I = V_{CCI}$ (ISO7763); $V_I = 0 \text{ V}$ (ISO7763 with F suffix)	$I_{CC1}, I_{CC2}$	2.4	3.7		mA
		$I_{CC1}, I_{CC2}$	5.7	8.6		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	1 Mbps	$I_{CC1}, I_{CC2}$	4.2	6.1	mA
		10 Mbps	$I_{CC1}, I_{CC2}$	5.8	8	
		100 Mbps	$I_{CC1}, I_{CC2}$	21	26.5	

(1)  $V_{CCI}$  = Input-side  $V_{CC}$

## 6.11 Electrical Characteristics—3.3-V Supply

$V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	$I_{OH} = -2 \text{ mA}$ ; see <a href="#">Figure 7-1</a>	$V_{CCO}$ (1) – 0.3	3.2		V
$V_{OL}$	$I_{OL} = 2 \text{ mA}$ ; see <a href="#">Figure 7-1</a>		0.1	0.3	V
$V_{IT+(IN)}$	Rising input threshold voltage		$0.6 \times V_{CCI}$	$0.7 \times V_{CCI}$	V
$V_{IT-(IN)}$	Falling input threshold voltage		$0.3 \times V_{CCI}$	$0.4 \times V_{CCI}$	V
$V_{I(HYS)}$	Input threshold voltage hysteresis		$0.1 \times V_{CCI}$	$0.2 \times V_{CCI}$	V
$I_{IH}$	$V_{CCI\ IH} = V^{(1)}$ at INx			10	$\mu\text{A}$
$I_{IL}$	$V_{IL} = 0 \text{ V}$ at INx		–10		$\mu\text{A}$
CMTI	$V_I = V_{CCI}$ or 0 V, $V_{CM} = 1200 \text{ V}$ ; see <a href="#">Figure 7-3</a>	85	100		kV/ $\mu\text{s}$

(1)  $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ .

## 6.12 Supply Current Characteristics—3.3-V Supply

$V_{CC1} = V_{CC2} = 3.3\text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted).

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
<b>ISO7760</b>						
Supply current - DC signal	$V_I = V_{CC1}$ (ISO7760); $V_I = 0\text{ V}$ (ISO7760 with F suffix)	$I_{CC1}$	1.6	2.2		mA
		$I_{CC2}$	3	4.8		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15\text{ pF}$	$I_{CC1}$	8	11.4		mA
		$I_{CC2}$	3.3	5.3		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15\text{ pF}$	$I_{CC1}$	4.9	6.6		mA
		$I_{CC2}$	3.4	5.3		
		$I_{CC1}$	5	6.7		
		$I_{CC2}$	5.5	7.8		
		$I_{CC1}$	6.3	8.2		
		$I_{CC2}$	26	33		
<b>ISO7761</b>						
Supply current - DC signal	$V_I = V_{CCI}$ (1) (ISO7761); $V_I = 0\text{ V}$ (ISO7761 with F suffix)	$I_{CC1}$	1.8	2.7		mA
		$I_{CC2}$	2.9	4.7		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15\text{ pF}$	$I_{CC1}$	7.2	10.3		mA
		$I_{CC2}$	4.2	6.6		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15\text{ pF}$	$I_{CC1}$	4.6	6.5		mA
		$I_{CC2}$	3.7	5.7		
		$I_{CC1}$	5.1	7		
		$I_{CC2}$	5.5	7.8		
		$I_{CC1}$	9.4	12		
		$I_{CC2}$	22.8	29		
<b>ISO7762</b>						
Supply current - DC signal	$V_I = V_{CCI}$ (ISO7762); $V_I = 0\text{ V}$ (ISO7762 with F suffix)	$I_{CC1}$	2.1	3.2		mA
		$I_{CC2}$	2.5	4.2		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15\text{ pF}$	$I_{CC1}$	6.5	9.4		mA
		$I_{CC2}$	5	7.5		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15\text{ pF}$	$I_{CC1}$	4.4	6.2		mA
		$I_{CC2}$	3.9	5.8		
		$I_{CC1}$	5.2	7.1		
		$I_{CC2}$	5.4	7.5		
		$I_{CC1}$	12.9	16.5		
		$I_{CC2}$	19.5	25		
<b>ISO7763</b>						
Supply current - DC signal	$V_I = V_{CCI}$ (ISO7763); $V_I = 0\text{ V}$ (ISO7763 with F suffix)	$I_{CC1}, I_{CC2}$	2.4	3.7		mA
		$I_{CC1}, I_{CC2}$	5.7	8.4		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15\text{ pF}$	1 Mbps	$I_{CC1}, I_{CC2}$	4.2	6.2	mA
		10 Mbps	$I_{CC1}, I_{CC2}$	5.2	7.5	
		100 Mbps	$I_{CC1}, I_{CC2}$	16	20.5	

(1)  $V_{CCI}$  = Input-side  $V_{CC}$

## 6.13 Electrical Characteristics—2.5-V Supply

$V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{OH}$	High-level output voltage $I_{OH} = -1 \text{ mA}$ ; see <a href="#">Figure 7-1</a>	$V_{CCO}$ (1) – 0.2	2.45		V
$V_{OL}$	Low-level output voltage $I_{OL} = 1 \text{ mA}$ ; see <a href="#">Figure 7-1</a>		0.05	0.2	V
$V_{IT+(IN)}$	Rising input threshold voltage		$0.6 \times V_{CCI}$	$0.7 \times V_{CCI}$	V
$V_{IT-(IN)}$	Falling input threshold voltage		$0.3 \times V_{CCI}$	$0.4 \times V_{CCI}$	V
$V_{I(HYS)}$	Input threshold voltage hysteresis		$0.1 \times V_{CCI}$	$0.2 \times V_{CCI}$	V
$I_{IH}$	High-level input current $V_{IH} = V_{CCI}$ (1) at INx			10	$\mu\text{A}$
$I_{IL}$	Low-level input current $V_{IL} = 0 \text{ V}$ at INx		–10		$\mu\text{A}$
CMTI	Common-mode transient immunity $V_I = V_{CCI}$ or 0 V, $V_{CM} = 1200 \text{ V}$ ; see <a href="#">Figure 7-3</a>	85	100		$\text{kV}/\mu\text{s}$

(1)  $V_{CCI}$  = Input-side  $V_{CC}$ ;  $V_{CCO}$  = Output-side  $V_{CC}$ .

## 6.14 Supply Current Characteristics—2.5-V Supply

$V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted).

PARAMETER	TEST CONDITIONS	SUPPLY CURRENT	MIN	TYP	MAX	UNIT
<b>ISO7760</b>						
Supply current - DC signal	$V_I = V_{CC1}$ (ISO7760); $V_I = 0 \text{ V}$ (ISO7760 with F suffix)	$I_{CC1}$	1.6	2.2		mA
		$I_{CC2}$	3	4.8		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	$I_{CC1}$	8	11.6		mA
		$I_{CC2}$	3.3	5.3		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	$I_{CC1}$	4.9	6.8		mA
		$I_{CC2}$	3.4	5.3		
		$I_{CC1}$	5	7		
		$I_{CC2}$	4.9	7.2		
		$I_{CC1}$	6	8		
		$I_{CC2}$	20.3	26		
<b>ISO7761</b>						
Supply current - DC signal	$V_I = V_{CCI}$ (1) (ISO7761); $V_I = 0 \text{ V}$ (ISO7761 with F suffix)	$I_{CC1}$	1.8	2.7		mA
		$I_{CC2}$	2.9	4.6		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	$I_{CC1}$	7.2	10.3		mA
		$I_{CC2}$	4.2	6.5		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	$I_{CC1}$	4.6	6.7		mA
		$I_{CC2}$	3.7	5.8		
		$I_{CC1}$	4.9	7.1		
		$I_{CC2}$	5	7.3		
		$I_{CC1}$	8.3	10.7		
		$I_{CC2}$	18.1	24		
<b>ISO7762</b>						
Supply current - DC signal	$V_I = V_{CCI}$ (ISO7762); $V_I = 0 \text{ V}$ (ISO7762 with F suffix)	$I_{CC1}$	2.1	3.2		mA
		$I_{CC2}$	2.6	4.1		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	$I_{CC1}$	6.5	9.6		mA
		$I_{CC2}$	4.9	7.5		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	$I_{CC1}$	4.4	6.4		mA
		$I_{CC2}$	3.9	5.8		
		$I_{CC1}$	5	7.1		
		$I_{CC2}$	5	7.1		
		$I_{CC1}$	10.9	14.1		
		$I_{CC2}$	15.6	20.1		
<b>ISO7763</b>						
Supply current - DC signal	$V_I = V_{CCI}$ (ISO7763); $V_I = 0 \text{ V}$ (ISO7763 with F suffix)	$I_{CC1}, I_{CC2}$	2.3	3.7		mA
		$I_{CC1}, I_{CC2}$	5.7	8.4		
Supply current - AC signal	All channels switching with square wave clock input; $C_L = 15 \text{ pF}$	1 Mbps	$I_{CC1}, I_{CC2}$	4.1	6.1	mA
		10 Mbps	$I_{CC1}, I_{CC2}$	4.9	7.1	
		100 Mbps	$I_{CC1}, I_{CC2}$	13	17	

(1)  $V_{CCI}$  = Input-side  $V_{CC}$

## 6.15 Switching Characteristics—5-V Supply

$V_{CC1} = V_{CC2} = 5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}, t_{PHL}$ Propagation delay time	See <a href="#">Figure 7-1</a>	6	11	16	ns
PWD Pulse width distortion <sup>(1)</sup> $ t_{PHL} - t_{PLH} $			0.4	4.9	ns
$t_{sk(o)}$ Channel-to-channel output skew time <sup>(2)</sup>	Same-direction channels			4	ns
$t_{sk(pp)}$ Part-to-part skew time <sup>(3)</sup>				4.5	ns
$t_r$ Output signal rise time	See <a href="#">Figure 7-1</a>		1.1	3.9	ns
$t_f$ Output signal fall time			1.4	3.9	ns
$t_{DO}$ Default output delay time from input power loss	Measured from the time $V_{CC}$ goes below 1.7 V. See <a href="#">Figure 7-2</a>		0.2	0.3	μs
$t_{ie}$ Time interval error	$2^{16} - 1$ PRBS data at 100 Mbps		1.3		ns

(1) Also known as pulse skew.

(2)  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

## 6.16 Switching Characteristics—3.3-V Supply

$V_{CC1} = V_{CC2} = 3.3 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}, t_{PHL}$ Propagation delay time	See <a href="#">Figure 7-1</a>	6	12	16	ns
PWD Pulse width distortion <sup>(1)</sup> $ t_{PHL} - t_{PLH} $			0.5	5	ns
$t_{sk(o)}$ Channel-to-channel output skew time <sup>(2)</sup>	Same-direction channels			4.1	ns
$t_{sk(pp)}$ Part-to-part skew time <sup>(3)</sup>				4.5	ns
$t_r$ Output signal rise time	See <a href="#">Figure 7-1</a>		1	3	ns
$t_f$ Output signal fall time			1	3	ns
$t_{DO}$ Default output delay time from input power loss	Measured from the time $V_{CC}$ goes below 1.7 V. See <a href="#">Figure 7-2</a>		0.2	0.3	μs
$t_{ie}$ Time interval error	$2^{16} - 1$ PRBS data at 100 Mbps		1.3		ns

(1) Also known as pulse skew.

(2)  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.

## 6.17 Switching Characteristics—2.5-V Supply

$V_{CC1} = V_{CC2} = 2.5 \text{ V} \pm 10\%$  (over recommended operating conditions unless otherwise noted)


PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{PLH}, t_{PHL}$ Propagation delay time	See Figure 7-1	7.5	13	18.5	ns
PWD Pulse width distortion <sup>(1)</sup> $ t_{PHL} - t_{PLH} $			0.6	5.1	ns
$t_{sk(o)}$ Channel-to-channel output skew time <sup>(2)</sup>	Same-direction channels		4.1		ns
$t_{sk(pp)}$ Part-to-part skew time <sup>(3)</sup>			4.6		ns
$t_r$ Output signal rise time	See Figure 7-1	1	3.5		ns
$t_f$ Output signal fall time		1	3.5		ns
$t_{DO}$ Default output delay time from input power loss	Measured from the time $V_{CC}$ goes below 1.7 V. See Figure 7-2	0.1	0.3		$\mu\text{s}$
$t_{ie}$ Time interval error	$2^{16} - 1$ PRBS data at 100 Mbps	1.3			ns

(1) Also known as pulse skew.


(2)  $t_{sk(o)}$  is the skew between outputs of a single device with all driving inputs connected together and the outputs switching in the same direction while driving identical loads.

(3)  $t_{sk(pp)}$  is the magnitude of the difference in propagation delay times between any terminals of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads.


## 6.18 Insulation Characteristics Curves




**Figure 6-1. Thermal Derating Curve for Limiting Current per VDE for DW-16 Package**



**Figure 6-2. Thermal Derating Curve for Limiting Current per VDE for DBQ-16 Package**




**Figure 6-3. Thermal Derating Curve for Limiting Power per VDE for DW-16 Package**




**Figure 6-4. Thermal Derating Curve for Limiting Power per VDE for DBQ-16 Package**


## 6.19 Typical Characteristics




**Figure 6-5. ISO7760 Supply Current vs Data Rate (With 15-pF Load)**




**Figure 6-6. ISO7760 Supply Current vs Data Rate (With No Load)**




**Figure 6-7. ISO7761 Supply Current vs Data Rate (With 15-pF Load)**




**Figure 6-8. ISO7761 Supply Current vs Data Rate (With No Load)**




**Figure 6-9. ISO7762 Supply Current vs Data Rate (With 15-pF Load)**




**Figure 6-10. ISO7762 Supply Current vs Data Rate (With No Load)**




**Figure 6-11. ISO7763 Supply Current vs Data Rate (With 15-pF Load)**




**Figure 6-12. ISO7763 Supply Current vs Data Rate (With No Load)**




**Figure 6-13. High-Level Output Voltage vs High-Level Output Current**



**Figure 6-14. Low-Level Output Voltage vs Low-Level Output Current**



**Figure 6-15. Power Supply Undervoltage Threshold vs Free-Air Temperature**



**Figure 6-16. Propagation Delay Time vs Free-Air Temperature**






Figure 6-17. Peak-to-Peak Output Jitter vs Data Rate

## 7 Parameter Measurement Information




- A. The input pulse is supplied by a generator having the following characteristics: PRR  $\leq$  50 kHz, 50% duty cycle,  $t_r \leq 3$  ns,  $t_f \leq 3$  ns,  $Z_0 = 50 \Omega$ . At the input, a 50- $\Omega$  resistor is required to terminate Input Generator signal. It is not needed in actual application.
- B.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .

**Figure 7-1. Switching Characteristics Test Circuit and Voltage Waveforms**



- A.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .
- B. Power-supply ramp rate = 10 mV/ns

**Figure 7-2. Default Output Delay Time Test Circuit and Voltage Waveforms**



- A.  $C_L = 15$  pF and includes instrumentation and fixture capacitance within  $\pm 20\%$ .


**Figure 7-3. Common-Mode Transient Immunity Test Circuit**

## 8 Detailed Description

### 8.1 Overview


The ISO776x family of devices uses an ON-OFF keying (OOK) modulation scheme to transmit the digital data across a silicon-dioxide based isolation barrier. The transmitter sends a high-frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. The ISO776x family of devices also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions because of the high-frequency carrier and IO buffer switching. The conceptual block diagram of a digital capacitive isolator, [Figure 8-1](#), shows a functional block diagram of a typical channel. [Figure 8-2](#) shows a conceptual detail of how the ON-OFF keying scheme works.

### 8.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

**Figure 8-1. Conceptual Block Diagram of a Digital Capacitive Isolator**



**Figure 8-2. ON-OFF Keying (OOK) Based Modulation Scheme**

## 8.3 Feature Description

Table 8-1 lists the device features.

**Table 8-1. Device Features**

PART NUMBER	CHANNEL DIRECTION	MAXIMUM DATA RATE	DEFAULT OUTPUT	PACKAGE	RATED ISOLATION <sup>(1)</sup>
ISO7760	6 Forward, 0 Reverse	100 Mbps	High	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>
				DBQ-16	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>
ISO7760 with F suffix	6 Forward, 0 Reverse	100 Mbps	Low	DW-16	5000 V <sub>RMS</sub> / 8000 V <sub>PK</sub>
				DBQ-16	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>
ISO7761	5 Forward, 1 Reverse	100 Mbps	High	DW-16	5000 V <sub>RMS</sub> / 7071 V <sub>PK</sub>
				DBQ-16	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>
ISO7761 with F suffix	5 Forward, 1 Reverse	100 Mbps	Low	DW-16	5000 V <sub>RMS</sub> / 7071 V <sub>PK</sub>
				DBQ-16	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>
ISO7762	4 Forward, 2 Reverse	100 Mbps	High	DW-16	5000 V <sub>RMS</sub> / 7071 V <sub>PK</sub>
				DBQ-16	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>
ISO7762 with F suffix	4 Forward, 2 Reverse	100 Mbps	Low	DW-16	5000 V <sub>RMS</sub> / 7071 V <sub>PK</sub>
				DBQ-16	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>
ISO7763	3 Forward, 3 Reverse	100 Mbps	High	DW-16	5000 V <sub>RMS</sub> / 7071 V <sub>PK</sub>
				DBQ-16	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>
ISO7763 with F suffix	3 Forward, 3 Reverse	100 Mbps	Low	DW-16	5000 V <sub>RMS</sub> / 7071 V <sub>PK</sub>
				DBQ-16	3000 V <sub>RMS</sub> / 4242 V <sub>PK</sub>

(1) See [Section 6.7](#) for detailed isolation ratings.

### 8.3.1 Electromagnetic Compatibility (EMC) Considerations

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x and CISPR 22. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the ISO776x family of devices incorporates many chip-level design improvements for overall system robustness. Some of these improvements include:

- Robust ESD protection for input and output signal pins and inter-chip bond pads.
- Low-resistance connectivity of ESD cells to supply and ground pins.
- Enhanced performance of high voltage isolation capacitor for better tolerance of ESD, EFT and surge events.
- Bigger on-chip decoupling capacitors to bypass undesirable high energy signals through a low impedance path.
- PMOS and NMOS devices isolated from each other by using guard rings to avoid triggering of parasitic SCRs.
- Reduced common mode currents across the isolation barrier by ensuring purely differential internal operation.

## 8.4 Device Functional Modes

Table 8-2 lists the functional modes for the ISO776x.


Table 8-2. Function Table

V <sub>CCI</sub>	V <sub>CCO</sub>	INPUT (INx) <sup>(2)</sup>	OUTPUT (OUTx)	COMMENTS
PU	PU	H	H	Normal Operation: A channel output assumes the logic state of the input.
		L	L	
		Open	Default	Default mode: When INx is open, the corresponding channel output goes to its default logic state. Default is <i>High</i> for ISO776x and <i>Low</i> for ISO776x with F suffix.
PD	PU	X	Default	Default mode: When V <sub>CCI</sub> is unpowered, a channel output assumes the logic state based on the selected default option. Default is <i>High</i> for ISO776x and <i>Low</i> for ISO776x with F suffix. When V <sub>CCI</sub> transitions from unpowered to powered-up, a channel output assumes the logic state of its input. When V <sub>CCI</sub> transitions from powered-up to unpowered, channel output assumes the selected default state.
X	PD	X	Undetermined	When V <sub>CCO</sub> is unpowered, a channel output is undetermined <sup>(1)</sup> . When V <sub>CCO</sub> transitions from unpowered to powered-up, a channel output assumes the logic state of the input

(1) The outputs are in undetermined state when 1.7 V < V<sub>CCI</sub>, V<sub>CCO</sub> < 2.25 V.

(2) A strongly driven input signal can weakly power the floating V<sub>CC</sub> via an internal protection diode and cause undetermined output.

### 8.4.1 Device I/O Schematics



Copyright © 2016, Texas Instruments Incorporated

Figure 8-3. Device I/O Schematics

## 9 Application and Implementation

---

### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


---

### 9.1 Application Information

The ISO776x family of devices is a high-performance, six-channel digital isolators. The ISO776x family of devices uses single-ended CMOS-logic switching technology. The voltage range is from 2.25 V to 5.5 V for both supplies,  $V_{CC1}$  and  $V_{CC2}$ . When designing with digital isolators, keep in mind that because of the single-ended design structure, digital isolators do not conform to any specific interface standard and are only intended for isolating single-ended CMOS or TTL digital signal lines. The isolator is typically placed between the data controller (that is,  $\mu$ C or UART), and a data converter or a line transceiver, regardless of the interface type or standard.

### 9.2 Typical Application

Figure 9-1 shows the isolated serial-peripheral interface (SPI) and controller-area network (CAN) interface implementation.



Multiple pins and discrete components omitted for clarity purpose.

**Figure 9-1. Isolated SPI and CAN Interface**

### 9.2.1 Design Requirements


For this design example, use the parameters listed in [Table 9-1](#).

**Table 9-1. Design Parameters**

PARAMETER	VALUE
Supply voltage, V <sub>CC1</sub> and V <sub>CC2</sub>	2.25 to 5.5 V
Decoupling capacitor between V <sub>CC1</sub> and GND1	0.1 µF
Decoupling capacitor from V <sub>CC2</sub> and GND2	0.1 µF

### 9.2.2 Detailed Design Procedure

Unlike optocouplers, which require external components to improve performance, provide bias, or limit current, the ISO776x family of devices only requires two external bypass capacitors to operate.



**Figure 9-2. Typical ISO7761 Circuit Hook-up**

### 9.2.3 Application Curves

The typical eye diagram of the ISO776x family of devices indicates low jitter and a wide open eye at the maximum data rate of 100 Mbps.




Figure 9-3. Eye Diagram at 100 Mbps PRBS  $2^{16} - 1$  Data, 5 V and 25°C




Figure 9-4. Eye Diagram at 100 Mbps PRBS  $2^{16} - 1$  Data, 3.3 V and 25°C





Figure 9-5. Eye Diagram at 100 Mbps PRBS  $2^{16} - 1$  Data, 2.5 V and 25°C


#### 9.2.3.1 Insulation Lifetime

Insulation lifetime projection data is collected by using industry-standard Time Dependent Dielectric Breakdown (TDDB) test method. In this test, all pins on each side of the barrier are tied together creating a two-terminal device and high voltage applied between the two sides; See [Figure 9-6](#) for TDDB test setup. The insulation breakdown data is collected at various high voltages switching at 60 Hz over temperature. For reinforced insulation, VDE standard requires the use of TDDB projection line with failure rate of less than 1 part per million (ppm). Even though the expected minimum insulation lifetime is 20 years at the specified working isolation voltage, VDE reinforced certification requires additional safety margin of 20% for working voltage and 87.5% for lifetime which translates into minimum required insulation lifetime of 37.5 years at a working voltage that's 20% higher than the specified value.

[Figure 9-7](#) shows the intrinsic capability of the isolation barrier to withstand high voltage stress over its lifetime. Based on the TDDB data, the intrinsic capability of the insulation is 1500 V<sub>RMS</sub> with a lifetime of 135 years. Other factors, such as package size, pollution degree, material group, etc. can further limit the working voltage of the component. The working voltage of DW-16 package is specified upto 1500 V<sub>RMS</sub> and DBQ-16 package up to 400 V<sub>RMS</sub>. At the lower working voltages, the corresponding insulation lifetime is much longer than 135 years.



**Figure 9-6. Test Setup for Insulation Lifetime Measurement**



**Figure 9-7. Insulation Lifetime Projection Data**

## 10 Power Supply Recommendations

To help ensure reliable operation at data rates and supply voltages, a 0.1- $\mu$ F bypass capacitor is recommended at input and output supply pins ( $V_{CC1}$  and  $V_{CC2}$ ). The capacitors should be placed as close to the supply pins as possible. If only a single primary-side power supply is available in an application, isolated power can be generated for the secondary-side with the help of a transformer driver such as Texas Instruments' [SN6501](#) or [SN6505](#). For such applications, detailed power supply design and transformer selection recommendations are available in the [SN6501 Transformer Driver for Isolated Power Supplies data sheet](#) or the [SN6505 Low-Noise 1-A Transformer Drivers for Isolated Power Supplies data sheet](#).

## 11 Layout

### 11.1 Layout Guidelines

A minimum of four layers is required to accomplish a low EMI PCB design (see [Figure 11-1](#)). Layer stacking should be in the following order (top-to-bottom): high-speed signal layer, ground plane, power plane and low-frequency signal layer.

- Routing the high-speed traces on the top layer avoids the use of vias (and the introduction of their inductances) and allows for clean interconnects between the isolator and the transmitter and receiver circuits of the data link.
- Placing a solid ground plane next to the high-speed signal layer establishes controlled impedance for transmission line interconnects and provides an excellent low-inductance path for the return current flow.
- Placing the power plane next to the ground plane creates additional high-frequency bypass capacitance of approximately 100 pF/inch<sup>2</sup>.
- Routing the slower speed control signals on the bottom layer allows for greater flexibility as these signal links usually have margin to tolerate discontinuities such as vias.


If an additional supply voltage plane or signal layer is needed, add a second power or ground plane system to the stack to keep it symmetrical. This makes the stack mechanically stable and prevents it from warping. Also the power and ground plane of each power system can be placed closer together, thus increasing the high-frequency bypass capacitance significantly.

For detailed layout recommendations, see the [Digital Isolator Design Guide](#) application report.

#### 11.1.1 PCB Material

For digital circuit boards operating at less than 150 Mbps, (or rise and fall times greater than 1 ns), and trace lengths of up to 10 inches, use standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.

### 11.2 Layout Example



**Figure 11-1. Layout Example Schematic**

## 12 Device and Documentation Support

### 12.1 Documentation Support

#### 12.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, [Digital Isolator Design Guide](#) application report
- Texas Instruments, [How to use isolation to improve ESD, EFT and Surge immunity in industrial systems](#) application report
- Texas Instruments, [Isolation Glossary](#)
- Texas Instruments, [TMS320F2803xPiccolo™ Microcontrollers](#) data sheet
- Texas Instruments, [ADS79xx 12/10/8-Bit, 1 MSPS, 16/12/8/4-Channel, Single-Ended, MicroPower, Serial Interface ADCs](#) data sheet
- Texas Instruments, [REF50xx Low-Noise, Very Low Drift, Precision Voltage Reference](#) data sheet
- Texas Instruments, [SN6501 Transformer Driver for Isolated Power Supplies](#) data sheet
- Texas Instruments, [SN65HVD23x 3.3-V CAN Bus Transceivers](#) data sheet
- Texas Instruments, [TPS76333 Low-Power 150-mA Low-Dropout Linear Regulators](#) data sheet

### 12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

**Table 12-1. Related Links**

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
ISO7760	<a href="#">Click here</a>				
ISO7761	<a href="#">Click here</a>				
ISO7762	<a href="#">Click here</a>				
ISO7763	<a href="#">Click here</a>				

### 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 12.4 Community Resources

#### 12.5 Trademarks

Piccolo™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.


## DW0016B



### PACKAGE OUTLINE

#### SOIC - 2.65 mm max height

SOIC



#### NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
5. Reference JEDEC registration MS-013.

## EXAMPLE BOARD LAYOUT

DW0016B

SOIC - 2.65 mm max height

SOIC



NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

## EXAMPLE STENCIL DESIGN

DW0016B

SOIC - 2.65 mm max height

SOIC



4221009/B 07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

[www.ti.com](http://www.ti.com)

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7760DBQ	ACTIVE	SSOP	DBQ	16	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7760	Samples
ISO7760DBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7760	Samples
ISO7760DW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7760	Samples
ISO7760DWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7760	Samples
ISO7760FDBQ	ACTIVE	SSOP	DBQ	16	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7760F	Samples
ISO7760FDBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7760F	Samples
ISO7760FDW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7760F	Samples
ISO7760FDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7760F	Samples
ISO7761DBQ	ACTIVE	SSOP	DBQ	16	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7761	Samples
ISO7761DBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7761	Samples
ISO7761DW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7761	Samples
ISO7761DWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7761	Samples
ISO7761FDBQ	ACTIVE	SSOP	DBQ	16	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7761F	Samples
ISO7761FDBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7761F	Samples
ISO7761FDW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7761F	Samples
ISO7761FDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7761F	Samples
ISO7762DBQ	ACTIVE	SSOP	DBQ	16	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7762	Samples
ISO7762DBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7762	Samples
ISO7762DW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7762	Samples
ISO7762DWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7762	Samples

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead finish/ Ball material (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ISO7762FDBQ	ACTIVE	SSOP	DBQ	16	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7762F	Samples
ISO7762FDBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7762F	Samples
ISO7762FDW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7762F	Samples
ISO7762FDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7762F	Samples
ISO7763DBQ	ACTIVE	SSOP	DBQ	16	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7763	Samples
ISO7763DBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7763	Samples
ISO7763DW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7763	Samples
ISO7763DWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7763	Samples
ISO7763FDBQ	ACTIVE	SSOP	DBQ	16	75	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7763F	Samples
ISO7763FDBQR	ACTIVE	SSOP	DBQ	16	2500	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	7763F	Samples
ISO7763FDW	ACTIVE	SOIC	DW	16	40	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7763F	Samples
ISO7763FDWR	ACTIVE	SOIC	DW	16	2000	RoHS & Green	NIPDAU	Level-2-260C-1 YEAR	-55 to 125	ISO7763F	Samples

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBsolete:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.



In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**OTHER QUALIFIED VERSIONS OF ISO7760, ISO7761, ISO7762, ISO7763 :**


- Automotive : [ISO7760-Q1](#), [ISO7761-Q1](#), [ISO7762-Q1](#), [ISO7763-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

**TAPE AND REEL INFORMATION**


A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7760DBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7760DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7760DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7760FDBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7760FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7760FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7761DBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7761DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7761DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7761FDBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7761FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7761FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7762DBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7762DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7762DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7762FDBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ISO7762FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7762FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7763DBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7763DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7763DWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7763FDBQR	SSOP	DBQ	16	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
ISO7763FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
ISO7763FDWR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1


**TAPE AND REEL BOX DIMENSIONS**


\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7760DBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7760DWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7760DWR	SOIC	DW	16	2000	356.0	356.0	35.0
ISO7760FDBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7760FDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7760FDWR	SOIC	DW	16	2000	356.0	356.0	35.0
ISO7761DBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7761DWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7761DWR	SOIC	DW	16	2000	356.0	356.0	35.0
ISO7761FDBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7761FDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7761FDWR	SOIC	DW	16	2000	356.0	356.0	35.0
ISO7762DBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7762DWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7762DWR	SOIC	DW	16	2000	356.0	356.0	35.0
ISO7762FDBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7762FDWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7762FDWR	SOIC	DW	16	2000	356.0	356.0	35.0

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ISO7763DBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7763DWR	SOIC	DW	16	2000	356.0	356.0	35.0
ISO7763DWR	SOIC	DW	16	2000	350.0	350.0	43.0
ISO7763FDBQR	SSOP	DBQ	16	2500	350.0	350.0	43.0
ISO7763FDWR	SOIC	DW	16	2000	356.0	356.0	35.0
ISO7763FDWR	SOIC	DW	16	2000	535.4	167.6	48.3

## TUBE



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T ( $\mu$ m)	B (mm)
ISO7760DBQ	DBQ	SSOP	16	75	505.46	6.76	3810	4
ISO7760DW	DW	SOIC	16	40	507	12.83	5080	6.6
ISO7760DW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7760FDBQ	DBQ	SSOP	16	75	505.46	6.76	3810	4
ISO7760FDW	DW	SOIC	16	40	507	12.83	5080	6.6
ISO7760FDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7761DBQ	DBQ	SSOP	16	75	505.46	6.76	3810	4
ISO7761DW	DW	SOIC	16	40	507	12.83	5080	6.6
ISO7761DW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7761FDBQ	DBQ	SSOP	16	75	505.46	6.76	3810	4
ISO7761FDW	DW	SOIC	16	40	507	12.83	5080	6.6
ISO7761FDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7762DBQ	DBQ	SSOP	16	75	505.46	6.76	3810	4
ISO7762DW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7762DW	DW	SOIC	16	40	507	12.83	5080	6.6
ISO7762FDBQ	DBQ	SSOP	16	75	505.46	6.76	3810	4
ISO7762FDW	DW	SOIC	16	40	507	12.83	5080	6.6
ISO7762FDW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7763DBQ	DBQ	SSOP	16	75	505.46	6.76	3810	4
ISO7763DW	DW	SOIC	16	40	507	12.83	5080	6.6
ISO7763DW	DW	SOIC	16	40	506.98	12.7	4826	6.6
ISO7763FDBQ	DBQ	SSOP	16	75	505.46	6.76	3810	4
ISO7763FDW	DW	SOIC	16	40	507	12.83	5080	6.6
ISO7763FDW	DW	SOIC	16	40	506.98	12.7	4826	6.6

# GENERIC PACKAGE VIEW


DW 16

SOIC - 2.65 mm max height


7.5 x 10.3, 1.27 mm pitch

SMALL OUTLINE INTEGRATED CIRCUIT

This image is a representation of the package family, actual package may vary.  
Refer to the product data sheet for package details.



4224780/A




## PACKAGE OUTLINE

DW0016A

## **SOIC - 2.65 mm max height**

SOIC



4220721/A 07/2016

## NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
  4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
  5. Reference JEDEC registration MS-013.

# EXAMPLE BOARD LAYOUT


DW0016A

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE  
SCALE:7X



4220721/A 07/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DW0016A

SOIC - 2.65 mm max height

SOIC



SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:7X

4220721/A 07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


DW0016B



# PACKAGE OUTLINE

SOIC - 2.65 mm max height

SOIC



4221009/B 07/2016

## NOTES:


- All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- This drawing is subject to change without notice.
- This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- Reference JEDEC registration MS-013.

# EXAMPLE BOARD LAYOUT


DW0016B

SOIC - 2.65 mm max height

SOIC



LAND PATTERN EXAMPLE  
SCALE:4X



SOLDER MASK DETAILS

4221009/B 07/2016

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DW0016B

SOIC - 2.65 mm max height

SOIC



IPC-7351 NOMINAL  
7.3 mm CLEARANCE/CREEPAGE

HV / ISOLATION OPTION  
8.1 mm CLEARANCE/CREEPAGE

SOLDER PASTE EXAMPLE  
BASED ON 0.125 mm THICK STENCIL  
SCALE:4X

4221009/B 07/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.


# DBQ0016A



## PACKAGE OUTLINE

### SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



#### NOTES:


1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MO-137, variation AB.

# EXAMPLE BOARD LAYOUT



DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



LAND PATTERN EXAMPLE  
SCALE:8X



SOLDER MASK DETAILS

4214846/A 03/2014

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

# EXAMPLE STENCIL DESIGN

DBQ0016A

SSOP - 1.75 mm max height

SHRINK SMALL-OUTLINE PACKAGE



SOLDER PASTE EXAMPLE  
BASED ON .005 INCH [0.127 MM] THICK STENCIL  
SCALE:8X

4214846/A 03/2014

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

## **IMPORTANT NOTICE AND DISCLAIMER**

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated